Subversion Repositories riscv_vhdl

----------------------------------------------------------------------------

--! @file

--! @copyright  Copyright 2015 GNSS Sensor Ltd. All right reserved.

--! @author     Sergey Khabarov

--! @brief      8-bits memory block with the generic data size parameter.

------------------------------------------------------------------------------

library ieee;

use ieee.std_logic_1164.all;

use ieee.numeric_std.ALL;

use IEEE.STD_LOGIC_TEXTIO.ALL;

use std.textio.all;

library commonlib;

use commonlib.types_common.all;

entity sram8_inferred is

  generic (

    abits : integer := 12;

    byte_idx : integer := 0

  );

  port (

    clk     : in  std_ulogic;

    address : in  std_logic_vector(abits-1 downto 0);

    rdata   : out std_logic_vector(7 downto 0);

    we      : in  std_logic;

    wdata   : in  std_logic_vector(7 downto 0)

  );

end;

architecture arch_sram8_inferred of sram8_inferred is

constant SRAM_LENGTH : integer := 2**abits;

type ram_type is array (0 to SRAM_LENGTH-1) of std_logic_vector(7 downto 0);

signal ram : ram_type;

signal adr : std_logic_vector(abits-1 downto 0);

begin

  reg : process (clk, address, wdata) begin

    if rising_edge(clk) then

      if we = '1' then

        ram(conv_integer(address)) <= wdata;

      end if;

      adr <= address;

    end if;

  end process;

  rdata <= ram(conv_integer(adr));

end;