OpenCores
URL https://opencores.org/ocsvn/robust_axi_fabric/robust_axi_fabric/trunk

Subversion Repositories robust_axi_fabric

[/] [robust_axi_fabric/] [trunk/] [src/] [base/] [def_ic_static.txt] - Blame information for rev 23

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 23 eyalhoc
<##//////////////////////////////////////////////////////////////////
2
////                                                             ////
3
////  Author: Eyal Hochberg                                      ////
4
////          eyal@provartec.com                                 ////
5
////                                                             ////
6
////  Downloaded from: http://www.opencores.org                  ////
7
/////////////////////////////////////////////////////////////////////
8
////                                                             ////
9
//// Copyright (C) 2010 Provartec LTD                            ////
10
//// www.provartec.com                                           ////
11
//// info@provartec.com                                          ////
12
////                                                             ////
13
//// This source file may be used and distributed without        ////
14
//// restriction provided that this copyright statement is not   ////
15
//// removed from the file and that any derivative work contains ////
16
//// the original copyright notice and the associated disclaimer.////
17
////                                                             ////
18
//// This source file is free software; you can redistribute it  ////
19
//// and/or modify it under the terms of the GNU Lesser General  ////
20
//// Public License as published by the Free Software Foundation.////
21
////                                                             ////
22
//// This source is distributed in the hope that it will be      ////
23
//// useful, but WITHOUT ANY WARRANTY; without even the implied  ////
24
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR     ////
25
//// PURPOSE.  See the GNU Lesser General Public License for more////
26
//// details. http://www.gnu.org/licenses/lgpl.html              ////
27
////                                                             ////
28
//////////////////////////////////////////////////////////////////##>
29 18 eyalhoc
 
30 22 eyalhoc
VERIFY (DATA_BITS in 32, 64) ##stub supports 32 or 64 bits data bus
31
VERIFY (SIZE_BITS in 2, 3) ##stub supports 32 or 64 bits data bus
32 23 eyalhoc
 
33
VERIFY (MASTER_NUM in 1..8)
34
VERIFY (SLAVE_NUM in 1..16)
35 22 eyalhoc
 
36 17 eyalhoc
SWAP.GLOBAL MODEL_NAME AXI interconnect fabric
37 15 eyalhoc
 
38 2 eyalhoc
SWAP MSTRS MASTER_NUM
39 9 eyalhoc
SWAP SLVS EXPR(SLAVE_NUM+DVAL(DEF_DECERR_SLV))
40 2 eyalhoc
 
41
LOOP MX MSTRS
42
LOOP SX SLVS
43
 
44
SWAP MSTR_BITS LOG2(MSTRS)
45
SWAP SLV_BITS  LOG2(SLVS)
46
 
47 9 eyalhoc
SWAP SERR EXPR(SLVS-1)
48 2 eyalhoc
 
49 19 eyalhoc
IFDEF UNIQUE_ID
50
SWAP ID_BITS  MSTR_ID_BITS
51
SWAP ADD_ID   NULL
52
ELSE UNIQUE_ID
53
SWAP ID_BITS  EXPR(MSTR_ID_BITS+EXTRA_BITS)
54
SWAP ADD_ID   BIN(MX MSTR_BITS NOPRE)_
55
ENDIF UNIQUE_ID
56
 
57 2 eyalhoc
GROUP IC_AXI_A is {
58 19 eyalhoc
    ID       ID_BITS                input  SON(CHANGE 1)
59 2 eyalhoc
    ADDR     ADDR_BITS              input
60
    LEN      4                      input
61 22 eyalhoc
    SIZE     SIZE_BITS              input
62 2 eyalhoc
    BURST    2                      input
63
    CACHE    4                      input
64
    PROT     3                      input
65
    LOCK     2                      input
66
    USER     USER_BITS              input
67
    VALID    1                      input
68
    READY    1                      output
69
}
70
 
71
GROUP IC_AXI_W is {
72 19 eyalhoc
    ID        ID_BITS                input  SON(CHANGE 1)
73 2 eyalhoc
    DATA      DATA_BITS              input
74
    STRB      DATA_BITS/8            input
75
    LAST      1                      input
76
    USER      USER_BITS              input
77
    VALID     1                      input
78
    READY     1                      output
79
}
80
 
81
GROUP IC_AXI_B is {
82 19 eyalhoc
    ID        ID_BITS                output  SON(CHANGE 1)
83 2 eyalhoc
    RESP      2                      output
84
    USER      USER_BITS              output
85
    VALID     1                      output
86
    READY     1                      input
87
}
88
 
89
GROUP IC_AXI_R is {
90 19 eyalhoc
    ID        ID_BITS                output  SON(CHANGE 1)
91 2 eyalhoc
    DATA      DATA_BITS              output
92
    RESP      2                      output
93
    LAST      1                      output
94
    USER      USER_BITS              output
95
    VALID     1                      output
96
    READY     1                      input
97
}
98
 
99
GROUP IC_AXI joins {
100
    GROUP IC_AXI_A prefix_AW
101
    GROUP IC_AXI_W prefix_W
102
    GROUP IC_AXI_B prefix_B
103
    GROUP IC_AXI_A prefix_AR
104
    GROUP IC_AXI_R prefix_R
105
}
106
 
107
GROUP IC_AXI_CMD is {
108
    SLV       SLV_BITS               input
109 19 eyalhoc
    ID        ID_BITS                input  SON(CHANGE 1)
110 2 eyalhoc
    VALID     1                      input
111
    READY     1                      input
112
}

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.