OpenCores
URL https://opencores.org/ocsvn/robust_axi_fabric/robust_axi_fabric/trunk

Subversion Repositories robust_axi_fabric

[/] [robust_axi_fabric/] [trunk/] [src/] [base/] [def_ic_static.txt] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 eyalhoc 
 
2 
##Static defines
3 
SWAP MSTRS MASTER_NUM
4 
SWAP SLVS EXPR(SLAVE_NUM+DVAL(DECERR_SLV))
5 
 
6 
LOOP MX MSTRS
7 
LOOP SX SLVS
8 
 
9 
SWAP MSTR_BITS LOG2(MSTRS)
10 
SWAP SLV_BITS  LOG2(SLVS)
11 
 
12 
SWAP SERR SLAVE_NUM
13 
 
14 
GROUP IC_AXI_A is {
15 
    ID       ID_BITS                input
16 
    ADDR     ADDR_BITS              input
17 
    LEN      4                      input
18 
    SIZE     2                      input
19 
    BURST    2                      input
20 
    CACHE    4                      input
21 
    PROT     3                      input
22 
    LOCK     2                      input
23 
    USER     USER_BITS              input
24 
    VALID    1                      input
25 
    READY    1                      output
26 
}
27 
 
28 
GROUP IC_AXI_W is {
29 
    ID        ID_BITS                input
30 
    DATA      DATA_BITS              input
31 
    STRB      DATA_BITS/8            input
32 
    LAST      1                      input
33 
    USER      USER_BITS              input
34 
    VALID     1                      input
35 
    READY     1                      output
36 
}
37 
 
38 
GROUP IC_AXI_B is {
39 
    ID        ID_BITS                output
40 
    RESP      2                      output
41 
    USER      USER_BITS              output
42 
    VALID     1                      output
43 
    READY     1                      input
44 
}
45 
 
46 
GROUP IC_AXI_R is {
47 
    ID        ID_BITS                output
48 
    DATA      DATA_BITS              output
49 
    RESP      2                      output
50 
    LAST      1                      output
51 
    USER      USER_BITS              output
52 
    VALID     1                      output
53 
    READY     1                      input
54 
}
55 
 
56 
GROUP IC_AXI joins {
57 
    GROUP IC_AXI_A prefix_AW
58 
    GROUP IC_AXI_W prefix_W
59 
    GROUP IC_AXI_B prefix_B
60 
    GROUP IC_AXI_A prefix_AR
61 
    GROUP IC_AXI_R prefix_R
62 
}
63 
 
64 
GROUP IC_AXI_CMD is {
65 
    SLV       SLV_BITS               input
66 
    ID        ID_BITS                input
67 
    VALID     1                      input
68 
    READY     1                      input
69 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.