OpenCores
URL https://opencores.org/ocsvn/robust_reg/robust_reg/trunk

Subversion Repositories robust_reg

[/] [robust_reg/] [trunk/] [src/] [base/] [def_regs.txt] - Blame information for rev 16

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 eyalhoc
<##//////////////////////////////////////////////////////////////////
2
////                                                             ////
3
////  Author: Eyal Hochberg                                      ////
4
////          eyal@provartec.com                                 ////
5
////                                                             ////
6
////  Downloaded from: http://www.opencores.org                  ////
7
/////////////////////////////////////////////////////////////////////
8
////                                                             ////
9
//// Copyright (C) 2010 Provartec LTD                            ////
10
//// www.provartec.com                                           ////
11
//// info@provartec.com                                          ////
12
////                                                             ////
13
//// This source file may be used and distributed without        ////
14
//// restriction provided that this copyright statement is not   ////
15
//// removed from the file and that any derivative work contains ////
16
//// the original copyright notice and the associated disclaimer.////
17
////                                                             ////
18
//// This source file is free software; you can redistribute it  ////
19
//// and/or modify it under the terms of the GNU Lesser General  ////
20
//// Public License as published by the Free Software Foundation.////
21
////                                                             ////
22
//// This source is distributed in the hope that it will be      ////
23
//// useful, but WITHOUT ANY WARRANTY; without even the implied  ////
24
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR     ////
25
//// PURPOSE.  See the GNU Lesser General Public License for more////
26
//// details. http://www.gnu.org/licenses/lgpl.html              ////
27
////                                                             ////
28
//////////////////////////////////////////////////////////////////##>
29
 
30
SWAP.USER PREFIX        DMA     ## Prefix for all modules and file names
31
 
32
ADD_REG(CONFIG0, 0,    TYPE_RW, "DMA command reg 0")
33
ADD_REG(CONFIG1, 4,    TYPE_RW, "DMA command reg 1")
34
ADD_REG(CONFIG2, 8,    TYPE_RW, "DMA command reg 2")
35
ADD_REG(CONFIG3, C,    TYPE_RW, "DMA command reg 3")
36
ADD_REG(START,   20,   TYPE_WO, "Channel start")
37
ADD_REG(STATUS,  30,   TYPE_RO, "Channel status")
38
 
39
 
40
ADD_FIELD(CONFIG0, rd_start_addr, 32,   0,         0,       TYPE_RW, "Read start address")
41
ADD_FIELD(CONFIG1, wr_start_addr, 32,   0,         0,       TYPE_RW, "Write start address")
42
ADD_FIELD(CONFIG2, buffer_size,   32,   0,         0,       TYPE_RW, "Buffer size")
43
ADD_FIELD(CONFIG3, set_int,       1,    0,         0,       TYPE_RW, "Set interrupt on completion")
44
ADD_FIELD(CONFIG3, cmd_last,      1,    1,         1,       TYPE_RW, "Last command in list")
45
ADD_FIELD(CONFIG3, next_addr,     28,   4,         0,       TYPE_RW, "Next command address")
46
ADD_FIELD(START,   ch_start ,     1,    0,         0,       TYPE_WO, "Channel start")
47
ADD_FIELD(STATUS,  buffer_count,  16,   0,         0,       TYPE_RO, "Buffer counter")
48
ADD_FIELD(STATUS,  int_count,     16,   16,        0,       TYPE_RO, "Interrupt counter")
49
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.