OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [tools/] [bin/] [s1_synth] - Blame information for rev 110

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 110 albert.wat
#!/bin/bash
2
 
3
if ( (test $# != 1) || ((test $1 != "xst") && (test $1 != "fpga") && (test $1 != "dc")) ) then
4
  echo "Usage: $0 {xst|fpga|dc}"
5
  exit 1;
6
fi
7
 
8
test_var S1_ROOT
9
 
10
echo -e "Synthesizing the design using $1"
11
mkdir -p $S1_ROOT/run/synth/$1
12
cd $S1_ROOT/run/synth/$1
13
rm -rf * .syn*
14
 
15
if(test $1 == "xst") then
16
  xst -ifn $S1_ROOT/tools/src/build_xst.cmd -ofn synth.log
17
  #export TOP_LEVEL="s1_top"
18
  #ngdbuild ${TOP_LEVEL}
19
  #map -o ${TOP_LEVEL}_map.ncd ${TOP_LEVEL}
20
  #par -w -ol high ${TOP_LEVEL}_map.ncd ${TOP_LEVEL}.ncd
21
  #bitgen -g startupclk:Cclk -w ${TOP_LEVEL} ${TOP_LEVEL}.bit
22
  #trce ${TOP_LEVEL} ${TOP_LEVEL}_map
23
fi
24
 
25
if(test $1 == "fpga") then
26
  iverilog -g1 -t xnf -o fpga.edif -c$FILELIST_FPGA 2>&1 | tee synth.log
27
fi
28
 
29
if(test $1 == "dc") then
30
  mkdir work
31
  ln -s -f ../../../tools/src/synopsys_dc.setup .synopsys_dc.setup
32
  dc_shell -tcl_mode -f $FILELIST_DC 2>&1 | tee synth.log
33
fi
34
 
35
echo -e "Synthesis with $1 done!"
36
 
37
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.