OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [rtl/] [cpu/] [ziptimer.v] - Blame information for rev 42

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dgisselq
///////////////////////////////////////////////////////////////////////////
2
//
3
// Filename:    ziptimer.v
4
//
5
// Project:     Zip CPU -- a small, lightweight, RISC CPU soft core
6
//
7
// Purpose:     A lighter weight implementation of the Zip Timer.
8
//
9
// Interface:
10
//      Two options:
11
//      1. One combined register for both control and value, and ...
12
//              The reload value is set any time the timer data value is "set".
13
//              Reading the register returns the timer value.  Controls are
14
//              set so that writing a value to the timer automatically starts
15
//              it counting down.
16
//      2. Two registers, one for control one for value.
17
//              The control register would have the reload value in it.
18
//      On the clock when the interface is set to zero the interrupt is set.
19
//              Hence setting the timer to zero will disable the timer without
20
//              setting any interrupts.  Thus setting it to five will count
21
//              5 clocks: 5, 4, 3, 2, 1, Interrupt.
22
//
23
//
24
//      Control bits:
25
//              (Start_n/Stop.  This bit has been dropped.  Writing to this
26
//                      timer any value but zero starts it.  Writing a zero
27
//                      clears and stops it.)
28
//              AutoReload.  If set, then on reset the timer automatically
29
//                      loads the last set value and starts over.  This is
30
//                      useful for distinguishing between a one-time interrupt
31
//                      timer, and a repetitive interval timer.
32
//              (INTEN.  Interrupt enable--reaching zero always creates an
33
//                      interrupt, so this control bit isn't needed.  The
34
//                      interrupt controller can be used to mask the interrupt.)
35
//              (COUNT-DOWN/UP: This timer is *only* a count-down timer.
36
//                      There is no means of setting it to count up.)
37
//      WatchDog
38
//              This timer can be implemented as a watchdog timer simply by
39
//              connecting the interrupt line to the reset line of the CPU.
40
//              When the timer then expires, it will trigger a CPU reset.
41
//
42
//
43
// Creator:     Dan Gisselquist, Ph.D.
44
//              Gisselquist Technology, LLC
45
//
46
///////////////////////////////////////////////////////////////////////////
47
//
48
// Copyright (C) 2015, Gisselquist Technology, LLC
49
//
50
// This program is free software (firmware): you can redistribute it and/or
51
// modify it under the terms of  the GNU General Public License as published
52
// by the Free Software Foundation, either version 3 of the License, or (at
53
// your option) any later version.
54
//
55
// This program is distributed in the hope that it will be useful, but WITHOUT
56
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
57
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
58
// for more details.
59
//
60
// License:     GPL, v3, as defined and found on www.gnu.org,
61
//              http://www.gnu.org/licenses/gpl.html
62
//
63
//
64
///////////////////////////////////////////////////////////////////////////
65
//
66
module  ziptimer(i_clk, i_rst, i_ce,
67
                i_wb_cyc, i_wb_stb, i_wb_we, i_wb_data,
68
                        o_wb_ack, o_wb_stall, o_wb_data,
69
                o_int);
70 24 dgisselq
        parameter       BW = 32, VW = (BW-1), RELOADABLE=1;
71 2 dgisselq
        input                   i_clk, i_rst, i_ce;
72
        // Wishbone inputs
73
        input                   i_wb_cyc, i_wb_stb, i_wb_we;
74
        input   [(BW-1):0]       i_wb_data;
75
        // Wishbone outputs
76
        output  reg                     o_wb_ack;
77
        output  wire                    o_wb_stall;
78
        output  wire    [(BW-1):0]       o_wb_data;
79
        // Interrupt line
80
        output  reg             o_int;
81
 
82 24 dgisselq
        reg                     r_running;
83 2 dgisselq
 
84
        wire    wb_write;
85
        assign  wb_write = ((i_wb_cyc)&&(i_wb_stb)&&(i_wb_we));
86
 
87 42 dgisselq
        wire                    auto_reload, need_reload;
88 24 dgisselq
        wire    [(VW-1):0]       reload_value;
89
 
90 2 dgisselq
        initial r_running = 1'b0;
91
        always @(posedge i_clk)
92
                if (i_rst)
93
                        r_running <= 1'b0;
94
                else if (wb_write)
95
                        r_running <= (|i_wb_data[(VW-1):0]);
96 24 dgisselq
                else if ((o_int)&&(~auto_reload))
97 2 dgisselq
                        r_running <= 1'b0;
98
 
99 24 dgisselq
        generate
100
        if (RELOADABLE != 0)
101
        begin
102 42 dgisselq
                reg                     r_auto_reload, r_need_reload;
103 24 dgisselq
                reg     [(VW-1):0]       r_reload_value;
104 2 dgisselq
 
105 24 dgisselq
                initial r_auto_reload = 1'b0;
106
                always @(posedge i_clk)
107
                        if (wb_write)
108
                                r_auto_reload <= (i_wb_data[(BW-1)]);
109 2 dgisselq
 
110 24 dgisselq
                assign  auto_reload = r_auto_reload;
111
 
112
                // If setting auto-reload mode, and the value to other
113
                // than zero, set the auto-reload value
114
                always @(posedge i_clk)
115
                        if ((wb_write)&&(i_wb_data[(BW-1)])&&(|i_wb_data[(VW-1):0]))
116
                                r_reload_value <= i_wb_data[(VW-1):0];
117
                assign  reload_value = r_reload_value;
118 42 dgisselq
 
119
                initial r_need_reload = 1'b0;
120
                always @(posedge i_clk)
121
                        if (i_rst)
122
                                r_need_reload <= 1'b0;
123
                        else if ((i_ce)&&(auto_reload))
124
                                r_need_reload <= (i_ce)
125
                                        &&(r_value == { {(VW-1){1'b0}}, 1'b1 });
126
 
127
                assign need_reload = r_need_reload;
128 24 dgisselq
        end else begin
129
                assign  auto_reload = 1'b0;
130
                assign  reload_value = 0;
131 42 dgisselq
                assign  need_reload = 1'b0;
132 24 dgisselq
        end endgenerate
133
 
134
 
135 2 dgisselq
        reg     [(VW-1):0]       r_value;
136
        initial r_value = 0;
137
        always @(posedge i_clk)
138
                if (wb_write)
139
                        r_value <= i_wb_data[(VW-1):0];
140
                else if ((r_running)&&(i_ce)&&(~o_int))
141
                        r_value <= r_value + {(VW){1'b1}}; // r_value - 1;
142 24 dgisselq
                else if ((r_running)&&(auto_reload)&&(o_int))
143
                        r_value <= reload_value;
144 2 dgisselq
 
145 24 dgisselq
        // Set the interrupt on our last tick, as we transition from one to
146
        // zero.
147 2 dgisselq
        initial o_int   = 1'b0;
148
        always @(posedge i_clk)
149 16 dgisselq
                if (i_rst)
150
                        o_int <= 1'b0;
151
                else if (i_ce)
152 8 dgisselq
                o_int <= (r_running)&&(r_value == { {(VW-1){1'b0}}, 1'b1 });
153 2 dgisselq
                else
154
                        o_int <= 1'b0;
155
 
156
        initial o_wb_ack = 1'b0;
157
        always @(posedge i_clk)
158
                o_wb_ack <= (i_wb_cyc)&&(i_wb_stb);
159
        assign  o_wb_stall = 1'b0;
160
 
161 4 dgisselq
        generate
162
        if (VW < BW-1)
163 24 dgisselq
                assign  o_wb_data = { auto_reload, {(BW-1-VW){1'b0}}, r_value };
164 8 dgisselq
        else
165 24 dgisselq
                assign  o_wb_data = { auto_reload, r_value };
166 4 dgisselq
        endgenerate
167 2 dgisselq
 
168
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.