OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [rtl/] [RegisterEnum.sv] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
// Copyright Jamie Iles, 2017
2
//
3
// This file is part of s80x86.
4
//
5
// s80x86 is free software: you can redistribute it and/or modify
6
// it under the terms of the GNU General Public License as published by
7
// the Free Software Foundation, either version 3 of the License, or
8
// (at your option) any later version.
9
//
10
// s80x86 is distributed in the hope that it will be useful,
11
// but WITHOUT ANY WARRANTY; without even the implied warranty of
12
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
// GNU General Public License for more details.
14
//
15
// You should have received a copy of the GNU General Public License
16
// along with s80x86.  If not, see .
17
 
18
`ifndef REGISTERENUM
19
`define REGISTERENUM
20
 
21
typedef enum bit [2:0] {
22
    AX,
23
    CX,
24
    DX,
25
    BX,
26
    SP,
27
    BP,
28
    SI,
29
    DI
30
} GPR16_t;
31
 
32
typedef enum bit [2:0] {
33
    AL,
34
    CL,
35
    DL,
36
    BL,
37
    AH,
38
    CH,
39
    DH,
40
    BH
41
} GPR8_t;
42
 
43
typedef enum bit [1:0] {
44
    ES,
45
    CS,
46
    SS,
47
    DS
48
} SR_t;
49
 
50
`endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.