OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [rtl/] [SegmentOverride.sv] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
// Copyright Jamie Iles, 2017
2
//
3
// This file is part of s80x86.
4
//
5
// s80x86 is free software: you can redistribute it and/or modify
6
// it under the terms of the GNU General Public License as published by
7
// the Free Software Foundation, either version 3 of the License, or
8
// (at your option) any later version.
9
//
10
// s80x86 is distributed in the hope that it will be useful,
11
// but WITHOUT ANY WARRANTY; without even the implied warranty of
12
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
// GNU General Public License for more details.
14
//
15
// You should have received a copy of the GNU General Public License
16
// along with s80x86.  If not, see .
17
 
18
module SegmentOverride(input logic clk,
19
                       input logic reset,
20
                       input logic next_instruction,
21
                       input logic force_segment,
22
                       input logic bp_is_base,
23
                       input logic segment_override,
24
                       input logic [1:0] microcode_sr_rd_sel,
25
                       output logic [1:0] sr_rd_sel);
26
 
27
reg [1:0] override;
28
reg override_active;
29
 
30
always_comb begin
31
    if (force_segment || segment_override)
32
        sr_rd_sel = microcode_sr_rd_sel;
33
    else if (override_active)
34
        sr_rd_sel = override;
35
    else if (bp_is_base)
36
        sr_rd_sel = SS;
37
    else
38
        sr_rd_sel = microcode_sr_rd_sel;
39
end
40
 
41
always_ff @(posedge clk or posedge reset) begin
42
    if (reset) begin
43
        override_active <= 1'b0;
44
        override <= 2'b00;
45
    end else if (next_instruction) begin
46
        override_active <= 1'b0;
47
        override <= 2'b00;
48
    end else if (segment_override) begin
49
        override <= microcode_sr_rd_sel;
50
        override_active <= 1'b1;
51
    end
52
end
53
 
54
endmodule

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.