OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [sim/] [cppmodel/] [instructions/] [enter.cpp] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
// Copyright Jamie Iles, 2017
2
//
3
// This file is part of s80x86.
4
//
5
// s80x86 is free software: you can redistribute it and/or modify
6
// it under the terms of the GNU General Public License as published by
7
// the Free Software Foundation, either version 3 of the License, or
8
// (at your option) any later version.
9
//
10
// s80x86 is distributed in the hope that it will be useful,
11
// but WITHOUT ANY WARRANTY; without even the implied warranty of
12
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
// GNU General Public License for more details.
14
//
15
// You should have received a copy of the GNU General Public License
16
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
17
 
18
void EmulatorPimpl::enterc8()
19
{
20
    auto size = fetch_16bit();
21
    auto nest = fetch_byte() & 0x1f;
22
 
23
    push_word(registers->get(BP));
24
    auto frame_temp = registers->get(SP);
25
 
26
    for (int i = 1; i < nest; ++i) {
27
        registers->set(BP, registers->get(BP) - 2);
28
        push_word(mem->read<uint16_t>(
29
            get_phys_addr(registers->get(SS), registers->get(BP))));
30
    }
31
 
32
    if (nest)
33
        push_word(frame_temp);
34
 
35
    registers->set(BP, frame_temp);
36
    registers->set(SP, registers->get(SP) - size);
37
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.