OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [sim/] [cppmodel/] [instructions/] [esc.cpp] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
// Copyright Jamie Iles, 2017
2
//
3
// This file is part of s80x86.
4
//
5
// s80x86 is free software: you can redistribute it and/or modify
6
// it under the terms of the GNU General Public License as published by
7
// the Free Software Foundation, either version 3 of the License, or
8
// (at your option) any later version.
9
//
10
// s80x86 is distributed in the hope that it will be useful,
11
// but WITHOUT ANY WARRANTY; without even the implied warranty of
12
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
// GNU General Public License for more details.
14
//
15
// You should have received a copy of the GNU General Public License
16
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
17
 
18
void EmulatorPimpl::escd8()
19
{
20
    modrm_decoder->decode();
21
 
22
    if (!S80X86_TRAP_ESCAPE)
23
        return;
24
 
25
    auto flags = registers->get_flags();
26
 
27
    push_word(flags);
28
    push_word(registers->get(CS));
29
    push_word(registers->get(IP));
30
 
31
    flags &= ~(IF | TF);
32
    registers->set_flags(flags, IF | TF);
33
 
34
    auto new_cs = mem->read<uint16_t>(VEC_ESCAPE + 2);
35
    auto new_ip = mem->read<uint16_t>(VEC_ESCAPE + 0);
36
 
37
    registers->set(CS, new_cs);
38
    registers->set(IP, new_ip);
39
    jump_taken = true;
40
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.