OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [tests/] [instructions/] [TestSegment.cpp] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
// Copyright Jamie Iles, 2017
2
//
3
// This file is part of s80x86.
4
//
5
// s80x86 is free software: you can redistribute it and/or modify
6
// it under the terms of the GNU General Public License as published by
7
// the Free Software Foundation, either version 3 of the License, or
8
// (at your option) any later version.
9
//
10
// s80x86 is distributed in the hope that it will be useful,
11
// but WITHOUT ANY WARRANTY; without even the implied warranty of
12
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
// GNU General Public License for more details.
14
//
15
// You should have received a copy of the GNU General Public License
16
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
17
 
18
#include <gtest/gtest.h>
19
 
20
#include "EmulateFixture.h"
21
#include "Flags.h"
22
 
23
// 0x26: es:
24
// 0x2e: cs:
25
// 0x36: ss:
26
// 0x3e: ds:
27
//
28
// stack transfers don't get segment override used
29
// string destination doesn't get segment override used
30
 
31
struct MovOverrideTest {
32
    const char *segment;
33
    GPR segment_register;
34
    uint8_t prefix_byte;
35
};
36
 
37
class MovOverride : public EmulateFixture,
38
                    public ::testing::WithParamInterface<struct MovOverrideTest>
39
{
40
};
41
TEST_P(MovOverride, MemWriteSegmentOverriden)
42
{
43
    auto t = GetParam();
44
 
45
    SCOPED_TRACE(t.segment);
46
 
47
    write_mem16(0x100, mem_init_16, DS);
48
    write_reg(DS, 0x2000);
49
    write_mem16(0x100, mem_init_16, DS);
50
 
51
    write_reg(t.segment_register, 0x8000);
52
    // mov word [SEGMENT:0x0100], 0xaa55
53
    set_instruction({t.prefix_byte, 0xc7, 0x06, 0x00, 0x01, 0x55, 0xaa});
54
 
55
    emulate();
56
 
57
    ASSERT_EQ(0xaa55, read_mem16(0x0100, t.segment_register));
58
    EXPECT_EQ(0x2000, read_reg(DS));
59
    ASSERT_EQ(mem_init_16, read_mem16(0x0100, DS));
60
}
61
 
62
TEST_P(MovOverride, MemReadSegmentOverriden)
63
{
64
    auto t = GetParam();
65
 
66
    SCOPED_TRACE(t.segment);
67
 
68
    write_reg(t.segment_register, 0x8000);
69
    write_mem16(0x100, 0xa5a5, t.segment_register);
70
    // mov word ax, [SEGMENT:0x0100]
71
    set_instruction({t.prefix_byte, 0xa1, 0x00, 0x01});
72
 
73
    emulate();
74
 
75
    ASSERT_EQ(0xa5a5, read_reg(AX));
76
}
77
INSTANTIATE_TEST_CASE_P(SegmentOverride,
78
                        MovOverride,
79
                        ::testing::Values(MovOverrideTest{"ES", ES, 0x26},
80
                                          MovOverrideTest{"CS", CS, 0x2e},
81
                                          MovOverrideTest{"SS", SS, 0x36}));
82
 
83
TEST_F(EmulateFixture, DSSegmentOverrideIsNop)
84
{
85
    write_reg(DS, 0x8000);
86
    // mov word [ds:0x0100], 0xaa55
87
    set_instruction({0x3e, 0xc7, 0x06, 0x00, 0x01, 0x55, 0xaa});
88
 
89
    emulate();
90
 
91
    ASSERT_EQ(0xaa55, read_mem16(0x0100, DS));
92
}
93
 
94
TEST_F(EmulateFixture, PushMemSegmentOverride)
95
{
96
    write_reg(SS, 0x4000);
97
    write_reg(ES, 0x2000);
98
    write_reg(BX, 0x0100);
99
    write_reg(SP, 0x0080);
100
 
101
    write_mem16(0x0100, 0xaa55, ES);
102
 
103
    // push word [es:bx]
104
    set_instruction({0x26, 0xff, 0x37});
105
 
106
    emulate();
107
 
108
    ASSERT_EQ(read_reg(SP), 0x007e);
109
    ASSERT_EQ(read_mem16(0x007e, SS), 0xaa55);
110
}
111
 
112
TEST_F(EmulateFixture, PopMemSegmentOverride)
113
{
114
    write_reg(SS, 0x4000);
115
    write_reg(ES, 0x2000);
116
    write_reg(BX, 0x0100);
117
    write_reg(SP, 0x007e);
118
 
119
    write_mem16(0x007e, 0xaa55, SS);
120
 
121
    // pop word [es:bx]
122
    set_instruction({0x26, 0x8f, 0x07});
123
 
124
    emulate();
125
 
126
    ASSERT_EQ(read_reg(SP), 0x0080);
127
    ASSERT_EQ(read_mem16(0x0100, ES), 0xaa55);
128
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.