OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [tests/] [instructions/] [TestTrap.cpp] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jamieiles
// Copyright Jamie Iles, 2017
2
//
3
// This file is part of s80x86.
4
//
5
// s80x86 is free software: you can redistribute it and/or modify
6
// it under the terms of the GNU General Public License as published by
7
// the Free Software Foundation, either version 3 of the License, or
8
// (at your option) any later version.
9
//
10
// s80x86 is distributed in the hope that it will be useful,
11
// but WITHOUT ANY WARRANTY; without even the implied warranty of
12
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
// GNU General Public License for more details.
14
//
15
// You should have received a copy of the GNU General Public License
16
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
17
 
18
#include <gtest/gtest.h>
19
#include "CPU.h"
20
#include "EmulateFixture.h"
21
 
22
#include <iostream>
23
 
24
TEST_F(EmulateFixture, TrapOnInt3)
25
{
26
    set_instruction({0x90});
27
    write_mem16(VEC_INT + 2, 0x8000, CS);
28
    write_mem16(VEC_INT + 0, 0x0100, CS);
29
    emulate();
30
 
31
    ASSERT_FALSE(cpu->has_trapped());
32
 
33
    reset();
34
 
35
    set_instruction({0xcc});
36
    emulate();
37
 
38
    ASSERT_TRUE(cpu->has_trapped());
39
    ASSERT_EQ(0x8000, cpu->read_reg(CS));
40
    ASSERT_EQ(0x0100, cpu->read_reg(IP));
41
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.