OpenCores
URL https://opencores.org/ocsvn/sata_controller_core/sata_controller_core/trunk

Subversion Repositories sata_controller_core

[/] [sata_controller_core/] [trunk/] [sata2_bus_v1_00_a/] [base_system/] [pcores/] [npi_core_v1_00_a/] [coregen/] [coregen.cgp] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 ashwin_men 
# Date: Wed Oct 19 19:56:04 2011
2 
 
3 
SET addpads = false
4 
SET asysymbol = true
5 
SET busformat = BusFormatAngleBracketNotRipped
6 
SET createndf = false
7 
SET designentry = VHDL
8 
SET device = xc6vlx240t
9 
SET devicefamily = virtex6
10 
SET flowvendor = Other
11 
SET formalverification = false
12 
SET foundationsym = false
13 
SET implementationfiletype = Ngc
14 
SET package = ff1156
15 
SET removerpms = false
16 
SET simulationfiles = Behavioral
17 
SET speedgrade = -1
18 
SET verilogsim = false
19 
SET vhdlsim = true
20 
SET workingdirectory = ./tmp/
21 
 
22 
# CRC: efb42278

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.