| 1 |
11 |
ashwin_men |
##############################################################
|
| 2 |
|
|
#
|
| 3 |
|
|
# Xilinx Core Generator version 12.2
|
| 4 |
|
|
# Date: Wed Jun 13 13:38:15 2012
|
| 5 |
|
|
#
|
| 6 |
|
|
##############################################################
|
| 7 |
|
|
#
|
| 8 |
|
|
# This file contains the customisation parameters for a
|
| 9 |
|
|
# Xilinx CORE Generator IP GUI. It is strongly recommended
|
| 10 |
|
|
# that you do not manually alter this file as it may cause
|
| 11 |
|
|
# unexpected and unsupported behavior.
|
| 12 |
|
|
#
|
| 13 |
|
|
##############################################################
|
| 14 |
|
|
#
|
| 15 |
|
|
# BEGIN Project Options
|
| 16 |
|
|
SET addpads = false
|
| 17 |
|
|
SET asysymbol = true
|
| 18 |
|
|
SET busformat = BusFormatAngleBracketNotRipped
|
| 19 |
|
|
SET createndf = false
|
| 20 |
|
|
SET designentry = VHDL
|
| 21 |
|
|
SET device = xc6vlx240t
|
| 22 |
|
|
SET devicefamily = virtex6
|
| 23 |
|
|
SET flowvendor = Other
|
| 24 |
|
|
SET formalverification = false
|
| 25 |
|
|
SET foundationsym = false
|
| 26 |
|
|
SET implementationfiletype = Ngc
|
| 27 |
|
|
SET package = ff1156
|
| 28 |
|
|
SET removerpms = false
|
| 29 |
|
|
SET simulationfiles = Behavioral
|
| 30 |
|
|
SET speedgrade = -1
|
| 31 |
|
|
SET verilogsim = false
|
| 32 |
|
|
SET vhdlsim = true
|
| 33 |
|
|
# END Project Options
|
| 34 |
|
|
# BEGIN Select
|
| 35 |
|
|
SELECT Fifo_Generator family Xilinx,_Inc. 6.2
|
| 36 |
|
|
# END Select
|
| 37 |
|
|
# BEGIN Parameters
|
| 38 |
|
|
CSET almost_empty_flag=true
|
| 39 |
|
|
CSET almost_full_flag=false
|
| 40 |
|
|
CSET component_name=rx_tx_fifo
|
| 41 |
|
|
CSET data_count=true
|
| 42 |
|
|
CSET data_count_width=10
|
| 43 |
|
|
CSET disable_timing_violations=false
|
| 44 |
|
|
CSET dout_reset_value=0
|
| 45 |
|
|
CSET empty_threshold_assert_value=4
|
| 46 |
|
|
CSET empty_threshold_negate_value=5
|
| 47 |
|
|
CSET enable_ecc=false
|
| 48 |
|
|
CSET enable_int_clk=false
|
| 49 |
|
|
CSET enable_reset_synchronization=true
|
| 50 |
|
|
CSET fifo_implementation=Common_Clock_Block_RAM
|
| 51 |
|
|
CSET full_flags_reset_value=0
|
| 52 |
|
|
CSET full_threshold_assert_value=509
|
| 53 |
|
|
CSET full_threshold_negate_value=508
|
| 54 |
|
|
CSET inject_dbit_error=false
|
| 55 |
|
|
CSET inject_sbit_error=false
|
| 56 |
|
|
CSET input_data_width=32
|
| 57 |
|
|
CSET input_depth=512
|
| 58 |
|
|
CSET output_data_width=32
|
| 59 |
|
|
CSET output_depth=512
|
| 60 |
|
|
CSET overflow_flag=false
|
| 61 |
|
|
CSET overflow_sense=Active_High
|
| 62 |
|
|
CSET performance_options=First_Word_Fall_Through
|
| 63 |
|
|
CSET programmable_empty_type=No_Programmable_Empty_Threshold
|
| 64 |
|
|
CSET programmable_full_type=Single_Programmable_Full_Threshold_Constant
|
| 65 |
|
|
CSET read_clock_frequency=1
|
| 66 |
|
|
CSET read_data_count=false
|
| 67 |
|
|
CSET read_data_count_width=10
|
| 68 |
|
|
CSET reset_pin=true
|
| 69 |
|
|
CSET reset_type=Asynchronous_Reset
|
| 70 |
|
|
CSET underflow_flag=false
|
| 71 |
|
|
CSET underflow_sense=Active_High
|
| 72 |
|
|
CSET use_dout_reset=true
|
| 73 |
|
|
CSET use_embedded_registers=false
|
| 74 |
|
|
CSET use_extra_logic=true
|
| 75 |
|
|
CSET valid_flag=false
|
| 76 |
|
|
CSET valid_sense=Active_High
|
| 77 |
|
|
CSET write_acknowledge_flag=false
|
| 78 |
|
|
CSET write_acknowledge_sense=Active_High
|
| 79 |
|
|
CSET write_clock_frequency=1
|
| 80 |
|
|
CSET write_data_count=false
|
| 81 |
|
|
CSET write_data_count_width=10
|
| 82 |
|
|
# END Parameters
|
| 83 |
|
|
GENERATE
|
| 84 |
|
|
# CRC: e7d8a21d
|
