OpenCores
URL https://opencores.org/ocsvn/sdcard_mass_storage_controller/sdcard_mass_storage_controller/trunk

Subversion Repositories sdcard_mass_storage_controller

[/] [sdcard_mass_storage_controller/] [trunk/] [sim/] [rtl_sim/] [log/] [sdc_tb.log] - Blame information for rev 128

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 128 tac2
========================== SD IP Core Testbench results ===========================
2
 
3
  ***************************************************************************************
4
  ***************************************************************************************
5
  Heading: access_to_reg
6
  ***************************************************************************************
7
  ***************************************************************************************
8
 
9
    *************************************************************************************
10
    At time:                 2903
11
    Test: TEST 0: 32-BIT READ-WRITE REGISTERS ( VARIOUS BUS DELAYS )
12
    *FAILED* because
13
    Register %h defaultvalue is not RSP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;         72
14
    *************************************************************************************
15
 
16
    *************************************************************************************
17
    At time:                 3215
18
    Test: TEST 0: 32-BIT READ-WRITE REGISTERS ( VARIOUS BUS DELAYS )
19
    *FAILED* because
20
    Register %h defaultvalue is not RSP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;         28
21
    *************************************************************************************
22
 
23
    *************************************************************************************
24
    At time:                 3423
25
    Test: TEST 0: 32-BIT READ-WRITE REGISTERS ( VARIOUS BUS DELAYS )
26
    *FAILED* because
27
    Register %h defaultvalue is not RSP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;         36
28
    *************************************************************************************
29
 
30
  ***************************************************************************************
31
  ***************************************************************************************
32
  Heading: Send CMD
33
  ***************************************************************************************
34
  ***************************************************************************************
35
 
36
    *************************************************************************************
37
    At time:                 8077
38
    Test: 0:  Send CMD, No Response
39
    reported *SUCCESSFULL*!
40
    *************************************************************************************
41
 
42
  ***************************************************************************************
43
  ***************************************************************************************
44
  Heading: access_to_reg
45
  ***************************************************************************************
46
  ***************************************************************************************
47
 
48
    *************************************************************************************
49
    At time:                61507
50
    Test: 3.0:  Init Seq, No Response
51
    reported *SUCCESSFULL*!
52
    *************************************************************************************
53
 
54
  ***************************************************************************************
55
  ***************************************************************************************
56
  Heading: access_to_reg
57
  ***************************************************************************************
58
  ***************************************************************************************
59
 
60
    *************************************************************************************
61
    At time:               208147
62
    Test: 4.0:  Send data
63
    reported *SUCCESSFULL*!
64
    *************************************************************************************
65
 
66
    *************************************************************************************
67
    At time:               415419
68
    Test: 4.0:  Send data
69
    reported *SUCCESSFULL*!
70
    *************************************************************************************
71
 
72
  ***************************************************************************************
73
  ***************************************************************************************
74
  Heading: Send CMD, with simulated bus error on SD_CMD line
75
  ***************************************************************************************
76
  ***************************************************************************************
77
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.