OpenCores
URL https://opencores.org/ocsvn/sdcard_mass_storage_controller/sdcard_mass_storage_controller/trunk

Subversion Repositories sdcard_mass_storage_controller

[/] [sdcard_mass_storage_controller/] [trunk/] [sim/] [rtl_sim/] [log/] [sdc_tb.log] - Blame information for rev 136

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 136 tac2
========================== SD IP Core Testbench results ===========================
2
 
3
  ***************************************************************************************
4
  ***************************************************************************************
5
  Heading: access_to_reg
6
  ***************************************************************************************
7
  ***************************************************************************************
8
 
9
    *************************************************************************************
10
    At time:                 4359
11
    Test: TEST 0: 32-BIT READ-WRITE REGISTERS ( VARIOUS BUS DELAYS )
12
    reported *SUCCESSFULL*!
13
    *************************************************************************************
14
 
15
  ***************************************************************************************
16
  ***************************************************************************************
17
  Heading: Send CMD
18
  ***************************************************************************************
19
  ***************************************************************************************
20
 
21
    *************************************************************************************
22
    At time:                 8077
23
    Test: 0:  Send CMD, No Response
24
    reported *SUCCESSFULL*!
25
    *************************************************************************************
26
 
27
  ***************************************************************************************
28
  ***************************************************************************************
29
  Heading: access_to_reg
30
  ***************************************************************************************
31
  ***************************************************************************************
32
 
33
    *************************************************************************************
34
    At time:                61507
35
    Test: 3.0:  Init Seq, No Response
36
    reported *SUCCESSFULL*!
37
    *************************************************************************************
38
 
39
  ***************************************************************************************
40
  ***************************************************************************************
41
  Heading: access_to_reg
42
  ***************************************************************************************
43
  ***************************************************************************************
44
 
45
    *************************************************************************************
46
    At time:               208563
47
    Test: 4.0:  Send data
48
    reported *SUCCESSFULL*!
49
    *************************************************************************************
50
 
51
    *************************************************************************************
52
    At time:               416251
53
    Test: 4.0:  Send data
54
    reported *SUCCESSFULL*!
55
    *************************************************************************************
56
 
57
  ***************************************************************************************
58
  ***************************************************************************************
59
  Heading: Send CMD, With simulated bus error on SD_CMD line
60
  ***************************************************************************************
61
  ***************************************************************************************
62
 
63
    *************************************************************************************
64
    At time:               444201
65
    Test:  Test 5 part 4:   Send CMD2, 136-Bit
66
    reported *SUCCESSFULL*!
67
    *************************************************************************************
68
 
69
  ***************************************************************************************
70
  ***************************************************************************************
71
  Heading: access_to_reg
72
  ***************************************************************************************
73
  ***************************************************************************************
74
 
75
    *************************************************************************************
76
    At time:               651889
77
    Test: 4.0:  Send data
78
    reported *SUCCESSFULL*!
79
    *************************************************************************************
80
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.