OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] [top/] [sdrc_top.v] - Blame information for rev 60

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 31 dinesha
/*********************************************************************
2
 
3
  SDRAM Controller top File
4
 
5
  This file is part of the sdram controller project
6
  http://www.opencores.org/cores/sdr_ctrl/
7
 
8 33 dinesha
  Description: SDRAM Controller Top Module.
9
    Support 81/6/32 Bit SDRAM.
10
    Column Address is Programmable
11
    Bank Bit are 2 Bit
12
    Row Bits are 12 Bits
13
 
14 31 dinesha
    This block integrate following sub modules
15
 
16
    sdrc_core
17
        SDRAM Controller file
18
    wb2sdrc
19
        This module transalate the bus protocl from wishbone to custome
20
        sdram controller
21
 
22
  To Do:
23
    nothing
24
 
25
  Author(s): Dinesh Annayya, dinesha@opencores.org
26 37 dinesha
  Version  : 0.0 - 8th Jan 2012
27 31 dinesha
                Initial version with 16/32 Bit SDRAM Support
28 37 dinesha
           : 0.1 - 24th Jan 2012
29 31 dinesha
                 8 Bit SDRAM Support is added
30 37 dinesha
             0.2 - 31st Jan 2012
31
                 sdram_dq and sdram_pad_clk are internally generated
32 31 dinesha
 
33
 
34
 Copyright (C) 2000 Authors and OPENCORES.ORG
35
 
36
 This source file may be used and distributed without
37
 restriction provided that this copyright statement is not
38
 removed from the file and that any derivative work contains
39
 the original copyright notice and the associated disclaimer.
40
 
41
 This source file is free software; you can redistribute it
42
 and/or modify it under the terms of the GNU Lesser General
43
 Public License as published by the Free Software Foundation;
44
 either version 2.1 of the License, or (at your option) any
45
later version.
46
 
47
 This source is distributed in the hope that it will be
48
 useful, but WITHOUT ANY WARRANTY; without even the implied
49
 warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR
50
 PURPOSE.  See the GNU Lesser General Public License for more
51
 details.
52
 
53
 You should have received a copy of the GNU Lesser General
54
 Public License along with this source; if not, download it
55
 from http://www.opencores.org/lgpl.shtml
56
 
57
*******************************************************************/
58
 
59
 
60 37 dinesha
`include "sdrc_define.v"
61 31 dinesha
module sdrc_top
62
           (
63 38 dinesha
                    cfg_sdr_width       ,
64 33 dinesha
                    cfg_colbits         ,
65
 
66 31 dinesha
                // WB bus
67 33 dinesha
                    wb_rst_i            ,
68
                    wb_clk_i            ,
69
 
70
                    wb_stb_i            ,
71
                    wb_ack_o            ,
72
                    wb_addr_i           ,
73
                    wb_we_i             ,
74
                    wb_dat_i            ,
75
                    wb_sel_i            ,
76
                    wb_dat_o            ,
77
                    wb_cyc_i            ,
78
                    wb_cti_i            ,
79 31 dinesha
 
80
 
81
                /* Interface to SDRAMs */
82 33 dinesha
                    sdram_clk           ,
83
                    sdram_resetn        ,
84
                    sdr_cs_n            ,
85
                    sdr_cke             ,
86
                    sdr_ras_n           ,
87
                    sdr_cas_n           ,
88
                    sdr_we_n            ,
89
                    sdr_dqm             ,
90
                    sdr_ba              ,
91
                    sdr_addr            ,
92 37 dinesha
                    sdr_dq              ,
93 33 dinesha
 
94 31 dinesha
                /* Parameters */
95 33 dinesha
                    sdr_init_done       ,
96
                    cfg_req_depth       ,               //how many req. buffer should hold
97
                    cfg_sdr_en          ,
98
                    cfg_sdr_mode_reg    ,
99
                    cfg_sdr_tras_d      ,
100
                    cfg_sdr_trp_d       ,
101
                    cfg_sdr_trcd_d      ,
102
                    cfg_sdr_cas         ,
103
                    cfg_sdr_trcar_d     ,
104
                    cfg_sdr_twr_d       ,
105
                    cfg_sdr_rfsh        ,
106
                    cfg_sdr_rfmax
107
            );
108 31 dinesha
 
109 55 dinesha
parameter      APP_AW   = 25;  // Application Address Width
110 33 dinesha
parameter      APP_DW   = 32;  // Application Data Width 
111
parameter      APP_BW   = 4;   // Application Byte Width
112
parameter      APP_RW   = 9;   // Application Request Width
113 31 dinesha
 
114 33 dinesha
parameter      SDR_DW   = 16;  // SDR Data Width 
115
parameter      SDR_BW   = 2;   // SDR Byte Width
116 31 dinesha
 
117 33 dinesha
parameter      dw       = 32;  // data width
118
parameter      tw       = 8;   // tag id width
119
parameter      bl       = 9;   // burst_lenght_width 
120 31 dinesha
 
121
//-----------------------------------------------
122
// Global Variable
123
// ----------------------------------------------
124 33 dinesha
input                   sdram_clk          ; // SDRAM Clock 
125
input                   sdram_resetn       ; // Reset Signal
126 38 dinesha
input [1:0]             cfg_sdr_width      ; // 2'b00 - 32 Bit SDR, 2'b01 - 16 Bit SDR, 2'b1x - 8 Bit
127 33 dinesha
input [1:0]             cfg_colbits        ; // 2'b00 - 8 Bit column address, 
128
                                             // 2'b01 - 9 Bit, 10 - 10 bit, 11 - 11Bits
129 31 dinesha
 
130
//--------------------------------------
131
// Wish Bone Interface
132
// -------------------------------------      
133 33 dinesha
input                   wb_rst_i           ;
134
input                   wb_clk_i           ;
135 31 dinesha
 
136 33 dinesha
input                   wb_stb_i           ;
137
output                  wb_ack_o           ;
138 60 dinesha
input [24:0]            wb_addr_i          ;
139 33 dinesha
input                   wb_we_i            ; // 1 - Write, 0 - Read
140
input [dw-1:0]          wb_dat_i           ;
141
input [dw/8-1:0]        wb_sel_i           ; // Byte enable
142
output [dw-1:0]         wb_dat_o           ;
143
input                   wb_cyc_i           ;
144
input  [2:0]            wb_cti_i           ;
145 31 dinesha
 
146
//------------------------------------------------
147
// Interface to SDRAMs
148
//------------------------------------------------
149
output                  sdr_cke             ; // SDRAM CKE
150
output                  sdr_cs_n            ; // SDRAM Chip Select
151
output                  sdr_ras_n           ; // SDRAM ras
152
output                  sdr_cas_n           ; // SDRAM cas
153
output                  sdr_we_n            ; // SDRAM write enable
154
output [SDR_BW-1:0]      sdr_dqm             ; // SDRAM Data Mask
155
output [1:0]             sdr_ba              ; // SDRAM Bank Enable
156
output [11:0]            sdr_addr            ; // SDRAM Address
157 37 dinesha
inout [SDR_DW-1:0]       sdr_dq              ; // SDRA Data Input/output
158 31 dinesha
 
159
//------------------------------------------------
160
// Configuration Parameter
161
//------------------------------------------------
162
output                  sdr_init_done       ; // Indicate SDRAM Initialisation Done
163
input [3:0]              cfg_sdr_tras_d      ; // Active to precharge delay
164
input [3:0]             cfg_sdr_trp_d       ; // Precharge to active delay
165
input [3:0]             cfg_sdr_trcd_d      ; // Active to R/W delay
166
input                   cfg_sdr_en          ; // Enable SDRAM controller
167
input [1:0]              cfg_req_depth       ; // Maximum Request accepted by SDRAM controller
168
input [11:0]             cfg_sdr_mode_reg    ;
169
input [2:0]              cfg_sdr_cas         ; // SDRAM CAS Latency
170
input [3:0]              cfg_sdr_trcar_d     ; // Auto-refresh period
171
input [3:0]             cfg_sdr_twr_d       ; // Write recovery delay
172
input [`SDR_RFSH_TIMER_W-1 : 0] cfg_sdr_rfsh;
173
input [`SDR_RFSH_ROW_CNT_W -1 : 0] cfg_sdr_rfmax;
174
 
175
//--------------------------------------------
176
// SDRAM controller Interface 
177
//--------------------------------------------
178
wire                  app_req            ; // SDRAM request
179 55 dinesha
wire [24:0]           app_req_addr       ; // SDRAM Request Address
180 31 dinesha
wire [bl-1:0]         app_req_len        ;
181
wire                  app_req_wr_n       ; // 0 - Write, 1 -> Read
182
wire                  app_req_ack        ; // SDRAM request Accepted
183
wire                  app_busy_n         ; // 0 -> sdr busy
184
wire [dw/8-1:0]       app_wr_en_n        ; // Active low sdr byte-wise write data valid
185
wire                  app_wr_next_req    ; // Ready to accept the next write
186
wire                  app_rd_valid       ; // sdr read valid
187
wire                  app_last_rd        ; // Indicate last Read of Burst Transfer
188 46 dinesha
wire                  app_last_wr        ; // Indicate last Write of Burst Transfer
189 31 dinesha
wire [dw-1:0]         app_wr_data        ; // sdr write data
190
wire  [dw-1:0]        app_rd_data        ; // sdr read data
191
 
192 37 dinesha
/****************************************
193
*  These logic has to be implemented using Pads
194
*  **************************************/
195
wire  [SDR_DW-1:0]    pad_sdr_din         ; // SDRA Data Input
196
wire  [SDR_DW-1:0]    sdr_dout            ; // SDRAM Data Output
197
wire  [SDR_BW-1:0]    sdr_den_n           ; // SDRAM Data Output enable
198
 
199
 
200
assign   sdr_dq = (&sdr_den_n == 1'b0) ? sdr_dout :  {SDR_DW{1'bz}};
201
assign   pad_sdr_din = sdr_dq;
202
 
203
// sdram pad clock is routed back through pad
204
// SDRAM Clock from Pad, used for registering Read Data
205
wire #(1.0) sdram_pad_clk = sdram_clk;
206
 
207
/************** Ends Here **************************/
208 31 dinesha
wb2sdrc u_wb2sdrc (
209
      // WB bus
210
          .wb_rst_i           (wb_rst_i           ) ,
211
          .wb_clk_i           (wb_clk_i           ) ,
212
 
213
          .wb_stb_i           (wb_stb_i           ) ,
214
          .wb_ack_o           (wb_ack_o           ) ,
215
          .wb_addr_i          (wb_addr_i          ) ,
216
          .wb_we_i            (wb_we_i            ) ,
217
          .wb_dat_i           (wb_dat_i           ) ,
218
          .wb_sel_i           (wb_sel_i           ) ,
219
          .wb_dat_o           (wb_dat_o           ) ,
220
          .wb_cyc_i           (wb_cyc_i           ) ,
221
          .wb_cti_i           (wb_cti_i           ) ,
222
 
223
 
224
      //SDRAM Controller Hand-Shake Signal 
225
          .sdram_clk          (sdram_clk          ) ,
226
          .sdram_resetn       (sdram_resetn       ) ,
227
          .sdr_req            (app_req            ) ,
228
          .sdr_req_addr       (app_req_addr       ) ,
229
          .sdr_req_len        (app_req_len        ) ,
230
          .sdr_req_wr_n       (app_req_wr_n       ) ,
231
          .sdr_req_ack        (app_req_ack        ) ,
232
          .sdr_busy_n         (app_busy_n         ) ,
233
          .sdr_wr_en_n        (app_wr_en_n        ) ,
234
          .sdr_wr_next        (app_wr_next_req    ) ,
235
          .sdr_rd_valid       (app_rd_valid       ) ,
236
          .sdr_last_rd        (app_last_rd        ) ,
237
          .sdr_wr_data        (app_wr_data        ) ,
238
          .sdr_rd_data        (app_rd_data        )
239
 
240
      );
241
 
242
 
243
sdrc_core #(.SDR_DW(SDR_DW) , .SDR_BW(SDR_BW)) u_sdrc_core (
244
          .clk                (sdram_clk          ) ,
245
          .pad_clk            (sdram_pad_clk      ) ,
246
          .reset_n            (sdram_resetn       ) ,
247 38 dinesha
          .sdr_width          (cfg_sdr_width      ) ,
248 31 dinesha
          .cfg_colbits        (cfg_colbits        ) ,
249
 
250
                /* Request from app */
251
          .app_req            (app_req            ) ,// Transfer Request
252
          .app_req_addr       (app_req_addr       ) ,// SDRAM Address
253
          .app_req_len        (app_req_len        ) ,// Burst Length (in 16 bit words)
254
          .app_req_wrap       (1'b0               ) ,// Wrap mode request 
255
          .app_req_wr_n       (app_req_wr_n       ) ,// 0 => Write request, 1 => read req
256
          .app_req_ack        (app_req_ack        ) ,// Request has been accepted
257
          .cfg_req_depth      (cfg_req_depth      ) ,//how many req. buffer should hold
258
 
259
          .app_wr_data        (app_wr_data        ) ,
260
          .app_wr_en_n        (app_wr_en_n        ) ,
261
          .app_rd_data        (app_rd_data        ) ,
262
          .app_rd_valid       (app_rd_valid       ) ,
263
          .app_last_rd        (app_last_rd        ) ,
264 46 dinesha
          .app_last_wr        (app_last_wr        ) ,
265 31 dinesha
          .app_wr_next_req    (app_wr_next_req    ) ,
266
          .sdr_init_done      (sdr_init_done      ) ,
267
          .app_req_dma_last   (app_req            ) ,
268
 
269
                /* Interface to SDRAMs */
270
          .sdr_cs_n           (sdr_cs_n           ) ,
271
          .sdr_cke            (sdr_cke            ) ,
272
          .sdr_ras_n          (sdr_ras_n          ) ,
273
          .sdr_cas_n          (sdr_cas_n          ) ,
274
          .sdr_we_n           (sdr_we_n           ) ,
275
          .sdr_dqm            (sdr_dqm            ) ,
276
          .sdr_ba             (sdr_ba             ) ,
277
          .sdr_addr           (sdr_addr           ) ,
278
          .pad_sdr_din        (pad_sdr_din        ) ,
279
          .sdr_dout           (sdr_dout           ) ,
280
          .sdr_den_n          (sdr_den_n          ) ,
281
 
282
                /* Parameters */
283
          .cfg_sdr_en         (cfg_sdr_en         ) ,
284
          .cfg_sdr_mode_reg   (cfg_sdr_mode_reg   ) ,
285
          .cfg_sdr_tras_d     (cfg_sdr_tras_d     ) ,
286
          .cfg_sdr_trp_d      (cfg_sdr_trp_d      ) ,
287
          .cfg_sdr_trcd_d     (cfg_sdr_trcd_d     ) ,
288
          .cfg_sdr_cas        (cfg_sdr_cas        ) ,
289
          .cfg_sdr_trcar_d    (cfg_sdr_trcar_d    ) ,
290
          .cfg_sdr_twr_d      (cfg_sdr_twr_d      ) ,
291
          .cfg_sdr_rfsh       (cfg_sdr_rfsh       ) ,
292
          .cfg_sdr_rfmax      (cfg_sdr_rfmax      )
293
               );
294
 
295
endmodule // sdrc_core

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.