OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [lattice.com/] [fpgas/] [ip/] [iceskate/] [componentCfg.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
2
5
6
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
7
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
9
 
10
lattice.com
11
fpgas
12
iceskate
13
 
14
 
15
2
16
_
17
_
18
_
19
VARIANT
20
 
21
22
  
23
   TestBenches
24
   sim
25
   testbenches
26
   testbench
27
   version
28
  
29
  
30
   Fpgas
31
   syn
32
   ise
33
   chip
34
   variant
35
  
36
37
 
38
 
39
 
40
41
 
42
/doc
43
 
44
45
 
46
 
47
48
 
49
 
50
 
51
52
 
53
 
54
 
55
 
56
57
 
58
 
59
       
60
         default
61
         default
62
         default_tb
63
         default_lint
64
         
65
         CLOCK_FREQ50
66
         CLOCK_PLL_MULT2
67
         CLOCK_PLL_DIV4
68
         CLOCK_PLL_SIZE4
69
         CLOCK_SRC0
70
         RESET_SENSE1
71
         JTAG_USER1_WIDTH8
72
         JTAG_USER1_RESET8'h12
73
         JTAG_USER2_WIDTH8
74
         JTAG_USER2_RESET8'h78
75
 
76
         
77
       
78
 
79
 
80
 
81
 
82
       
83
         core
84
         core
85
         
86
         JTAG_USER1_WIDTH8
87
         JTAG_USER1_RESET8'h00
88
         JTAG_USER2_WIDTH8
89
         JTAG_USER2_RESET8'h00
90
 
91
         
92
       
93
 
94
 
95
 
96
       
97
         spi
98
         spi
99
         
100
         CLOCK_FREQ50
101
         CLOCK_PLL_MULT2
102
         CLOCK_PLL_DIV4
103
         CLOCK_PLL_SIZE4
104
         CLOCK_SRC0
105
         RESET_SENSE1
106
         JTAG_USER1_WIDTH8
107
         JTAG_USER1_RESET8'h12
108
         JTAG_USER2_WIDTH8
109
         JTAG_USER2_RESET8'h78
110
         
111
       
112
 
113
 
114
 
115
 
116
 
117
 
118
 
119
120
 
121
122
 
123
iceskate/sim
124
 
125
 
126
 
127
 
128
129
 
130
 
131
 
132
133
iceskate_default_tb
134
default
135
default_tb
136
137
    PERIOD40
138
    TIMEOUT100000
139
140
141
  
142
  iceskate_core  TB.test.dut.core
143
  
144
145
146
  icarus
147
  coverage
148
149
150
 
151
 
152
153
iceskate_default_lint
154
default
155
default_lint
156
157
  rtl_check
158
159
 
160
161
 
162
 
163
 
164
 
165
166
 
167
 
168
 
169
 
170
171
      
172
        default
173
        default
174
        iceskate_default_lint
175
      
176
177
 
178
 
179
 
180
 
181
 
182
 
183
 
184
185
 
186
 
187
      
188
        default
189
        spi
190
        iceskate_default_tb
191
        
192
           PERIOD20
193
           TIMEOUT800000
194
        
195
      
196
 
197
 
198
 
199
200
 
201
 
202
203
 
204
 
205
 
206
 
207
 
208
209
 
210
 
211
iceskate/syn
212
 
213
 
214
 
215
 
216
 
217
 
218
 
219
220
 
221
222
iceskate_spi
223
spi
224
default
225
226
ara
227
228
    lattice.com
229
    iceskate
230
    fpga
231
    xc6slx9-2tqg144
232
233
234
 
235
 
236
 
237
 
238
 
239
 
240
241
 
242
 
243
 
244
 
245
 
246
 
247
 
248
 
249
250
 
251
 
252
 
253
 
254
 
255
256
 
257
 
258
 
259
 
260
 
261
 
262
 
263
 
264
 
265
 
266
 
267
 
268
 
269
 
270
 
271
 
272
 
273
 
274
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.