URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [sim/] [testbenches/] [xml/] [T6502_def_duth.design.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
opencores.org
Mos6502
T6502
def_duth.design

 

alu_status



 

biu_wr_strobe



 

clk



 

cts_pad_in



 

ext_addr



 

ext_cs



 

ext_irq_in



 

ext_lb



 

ext_rd



 

ext_rdata



 

ext_stb



 

ext_ub



 

ext_wait



 

ext_wdata



 

ext_wr



 

gpio_0_in



 

gpio_0_oe



 

gpio_0_out



 

gpio_1_in



 

gpio_1_oe



 

gpio_1_out



 

jsp_data_out



 

jtag_capture_dr



 

jtag_select



 

jtag_shift_dr



 

jtag_shiftcapture_dr_clk



 

jtag_tdi



 

jtag_tdo



 

jtag_test_logic_reset



 

jtag_update_dr_clk



 

ps2_clk_pad_in



 

ps2_clk_pad_oe



 

ps2_data_pad_in



 

ps2_data_pad_oe



 

reset



 

rts_pad_out



 

uart_rxd_pad_in



 

uart_txd_pad_out



 

vga_blue_pad_out



 

vga_green_pad_out



 

vga_hsync_n_pad_out



 

vga_red_pad_out



 

vga_vsync_n_pad_out



 

wb_jsp_dat_i



 

wb_jsp_stb_i



 
 


 

dut


 CPU_ADD
 PROG_ROM_ADD
 PROG_ROM_WORDS
 RAM_ADD
 RAM_WORDS
 ROM_ADD
 ROM_WORDS
 SPLIT_CH0_BITS
 SPLIT_CH0_MATCH
 SPLIT_CH1_BITS
 SPLIT_CH1_MATCH
 SPLIT_CH2_BITS
 SPLIT_CH2_MATCH
 SPLIT_CH3_BITS
 SPLIT_CH3_MATCH
 SPLIT_CH4_BITS
 SPLIT_CH4_MATCH
 SPLIT_CH5_BITS
 SPLIT_CH5_MATCH
 UART_DIV
 UART_PRESCALE
 UART_PRE_SIZE
 VEC_TABLE





Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [T6502/] [sim/] [testbenches/] [xml/] [T6502_def_duth.design.xml] - Blame information for rev 135

Line No.	Rev	Author	Line
1	133	jt_eaton
2
9	135	jt_eaton
10			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
11	133	jt_eaton	`xmlns:socgen="http://opencores.org"`
12			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
13	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
14			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
15			`opencores.org`
16			`Mos6502`
17			`T6502`
18			`def_duth.design`
19
20	133	jt_eaton
21	135	jt_eaton
22			`alu_status`
23
24
25
26	133	jt_eaton
27	135	jt_eaton
28			`biu_wr_strobe`
29
30
31
32	133	jt_eaton
33	135	jt_eaton
34			`clk`
35
36
37
38	133	jt_eaton
39	135	jt_eaton
40			`cts_pad_in`
41
42
43
44	133	jt_eaton
45	135	jt_eaton
46			`ext_addr`
47
48
49
50	133	jt_eaton
51	135	jt_eaton
52			`ext_cs`
53
54
55
56	133	jt_eaton
57	135	jt_eaton
58			`ext_irq_in`
59
60
61
62	133	jt_eaton
63	135	jt_eaton
64			`ext_lb`
65
66
67
68	133	jt_eaton
69	135	jt_eaton
70			`ext_rd`
71
72
73
74	133	jt_eaton
75	135	jt_eaton
76			`ext_rdata`
77
78
79
80	133	jt_eaton
81	135	jt_eaton
82			`ext_stb`
83
84
85
86	133	jt_eaton
87	135	jt_eaton
88			`ext_ub`
89
90
91
92	133	jt_eaton
93	135	jt_eaton
94			`ext_wait`
95
96
97
98	133	jt_eaton
99	135	jt_eaton
100			`ext_wdata`
101
102
103
104	133	jt_eaton
105	135	jt_eaton
106			`ext_wr`
107
108
109
110	133	jt_eaton
111	135	jt_eaton
112			`gpio_0_in`
113
114
115
116	133	jt_eaton
117	135	jt_eaton
118			`gpio_0_oe`
119
120
121
122	133	jt_eaton
123	135	jt_eaton
124			`gpio_0_out`
125
126
127
128	133	jt_eaton
129	135	jt_eaton
130			`gpio_1_in`
131
132
133
134	133	jt_eaton
135	135	jt_eaton
136			`gpio_1_oe`
137
138
139
140	133	jt_eaton
141	135	jt_eaton
142			`gpio_1_out`
143
144
145
146	133	jt_eaton
147	135	jt_eaton
148			`jsp_data_out`
149
150
151
152	133	jt_eaton
153	135	jt_eaton
154			`jtag_capture_dr`
155
156
157
158	133	jt_eaton
159	135	jt_eaton
160			`jtag_select`
161
162
163
164	133	jt_eaton
165	135	jt_eaton
166			`jtag_shift_dr`
167
168
169
170	133	jt_eaton
171	135	jt_eaton
172			`jtag_shiftcapture_dr_clk`
173
174
175
176	133	jt_eaton
177	135	jt_eaton
178			`jtag_tdi`
179
180
181
182	133	jt_eaton
183	135	jt_eaton
184			`jtag_tdo`
185
186
187
188	133	jt_eaton
189	135	jt_eaton
190			`jtag_test_logic_reset`
191
192
193
194	133	jt_eaton
195	135	jt_eaton
196			`jtag_update_dr_clk`
197
198
199
200	133	jt_eaton
201	135	jt_eaton
202			`ps2_clk_pad_in`
203
204
205
206	133	jt_eaton
207	135	jt_eaton
208			`ps2_clk_pad_oe`
209
210
211
212	133	jt_eaton
213	135	jt_eaton
214			`ps2_data_pad_in`
215
216
217
218	133	jt_eaton
219	135	jt_eaton
220			`ps2_data_pad_oe`
221
222
223
224	133	jt_eaton
225	135	jt_eaton
226			`reset`
227
228
229
230	133	jt_eaton
231	135	jt_eaton
232			`rts_pad_out`
233
234
235
236	133	jt_eaton
237	135	jt_eaton
238			`uart_rxd_pad_in`
239
240
241
242	133	jt_eaton
243	135	jt_eaton
244			`uart_txd_pad_out`
245
246
247
248	133	jt_eaton
249	135	jt_eaton
250			`vga_blue_pad_out`
251
252
253
254	133	jt_eaton
255	135	jt_eaton
256			`vga_green_pad_out`
257
258
259
260	133	jt_eaton
261	135	jt_eaton
262			`vga_hsync_n_pad_out`
263
264
265
266	133	jt_eaton
267	135	jt_eaton
268			`vga_red_pad_out`
269
270
271
272	133	jt_eaton
273	135	jt_eaton
274			`vga_vsync_n_pad_out`
275
276
277
278	133	jt_eaton
279	135	jt_eaton
280			`wb_jsp_dat_i`
281
282
283
284	133	jt_eaton
285	135	jt_eaton
286			`wb_jsp_stb_i`
287
288
289
290	133	jt_eaton
291
292	135	jt_eaton
293
294	133	jt_eaton
295	135	jt_eaton
296			`dut`
297
298
299			`CPU_ADD`
300			`PROG_ROM_ADD`
301			`PROG_ROM_WORDS`
302			`RAM_ADD`
303			`RAM_WORDS`
304			`ROM_ADD`
305			`ROM_WORDS`
306			`SPLIT_CH0_BITS`
307			`SPLIT_CH0_MATCH`
308			`SPLIT_CH1_BITS`
309			`SPLIT_CH1_MATCH`
310			`SPLIT_CH2_BITS`
311			`SPLIT_CH2_MATCH`
312			`SPLIT_CH3_BITS`
313			`SPLIT_CH3_MATCH`
314			`SPLIT_CH4_BITS`
315			`SPLIT_CH4_MATCH`
316			`SPLIT_CH5_BITS`
317			`SPLIT_CH5_MATCH`
318			`UART_DIV`
319			`UART_PRESCALE`
320			`UART_PRE_SIZE`
321			`VEC_TABLE`
322
323
324
325