OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [cpu/] [componentCfg.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5
6 135 jt_eaton
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
7 131 jt_eaton
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
9
 
10
opencores.org
11
Mos6502
12
cpu
13
 
14
 
15
2
16
_
17
_
18
_
19
VARIANT
20 135 jt_eaton
21
  
22
   TestBenches
23
   sim
24
   testbenches
25
   testbench
26
   version
27
  
28
  
29
   Fpgas
30
   syn
31
   ise
32
   chip
33
   variant
34
  
35
36 131 jt_eaton
 
37 135 jt_eaton
 
38
 
39 131 jt_eaton
40
 
41
/doc
42
 
43
44
 
45
 
46
47
 
48
          
49
            vga_font
50
            opencores.org
51
            Mos6502
52
            inst_1_test
53
            code
54
          
55
 
56
 
57
          
58
            vga_font
59
            opencores.org
60
            Mos6502
61
            inst_2_test
62
            code
63
          
64
 
65
 
66
 
67
 
68
          
69
            vga_startup_screen
70
            opencores.org
71
            Mos6502
72
            table
73
            code
74
          
75
 
76
 
77
78
 
79
 
80
 
81 133 jt_eaton
 
82
 
83
 
84
 
85
 
86
         
87
            default
88 134 jt_eaton
            def
89
            def_tb
90
            def_lint
91 133 jt_eaton
            
92
            VEC_TABLE8'hff
93
            BOOT_VEC8'hfc
94
            CPU_ADD16
95
            PROG_ROM_WORDS0
96
            PROG_ROM_ADD0
97
           
98
          
99
 
100
 
101
 
102
 
103
      
104
 
105
 
106
 
107
 
108
 
109
 
110 131 jt_eaton
111
 
112
cpu/sim
113
 
114
 
115
 
116
 
117
 
118
119
 
120
 
121
122
cpu_def_tb
123
def_tb
124
125
    PERIOD40
126
    TIMEOUT100000
127
128
129
  
130
  core_defTB.test.dut.core
131
  
132
133
134
  icarus
135
  coverage
136
137
 
138
139
 
140
 
141
142
cpu_def_lint
143
def_lint
144 134 jt_eaton
default
145 131 jt_eaton
146
  rtl_check
147
148
 
149
150
 
151
 
152
 
153
 
154
155
 
156
 
157
 
158
 
159
 
160
161
162 134 jt_eaton
default
163
default
164 131 jt_eaton
cpu_def_lint
165
166
   PROG_ROM_WORDS8192
167
   PROG_ROM_ADD13
168
169
170
171
 
172
 
173
 
174
 
175
 
176
177
 
178
 
179
 
180
 
181
 
182
 
183
 
184
185
inst_1_test
186
cpu_def_tb
187
188
   RAM_WORDS2048
189
   RAM_ADD11
190
   ROM_WORDS128
191
   ROM_ADD7
192 135 jt_eaton
   ROM_FILE"opencores.org__Mos6502/table/table.abs16"
193 131 jt_eaton
   PROG_ROM_WORDS8192
194
   PROG_ROM_ADD13
195 135 jt_eaton
   PROG_ROM_FILE"opencores.org__Mos6502/inst_1_test/inst_1_test.abs16"
196 131 jt_eaton
   TIMEOUT100000
197
198
199
 
200
 
201
202
inst_2_test
203
cpu_def_tb
204
205
   RAM_WORDS2048
206
   RAM_ADD11
207
   ROM_WORDS128
208
   ROM_ADD7
209
   ROM_FILE
210 135 jt_eaton
   "opencores.org__Mos6502/table/table.abs16"
211 131 jt_eaton
   PROG_ROM_WORDS2048
212
   PROG_ROM_ADD11
213
   PROG_ROM_FILE
214 135 jt_eaton
   "opencores.org__Mos6502/inst_2_test/inst_2_test.abs16"
215 131 jt_eaton
   TIMEOUT800000
216
217
218
 
219
 
220
 
221
 
222
 
223
224
 
225
226
 
227
 
228
 
229
230
 
231
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.