OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [cpu/] [sim/] [testbenches/] [xml/] [cpu_def_duth.design.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 133 jt_eaton
2
9 135 jt_eaton
10
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
11 133 jt_eaton
xmlns:socgen="http://opencores.org"
12
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
13 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
14
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
15
opencores.org
16
Mos6502
17
cpu
18
def_duth.design
19
20 133 jt_eaton
 
21 135 jt_eaton
22
addr
23
24
25
26 133 jt_eaton
 
27 135 jt_eaton
28
alu_status
29
30
31
32 133 jt_eaton
 
33 135 jt_eaton
34
clk
35
36
37
38 133 jt_eaton
 
39 135 jt_eaton
40
enable
41
42
43
44 133 jt_eaton
 
45 135 jt_eaton
46
nmi
47
48
49
50 133 jt_eaton
 
51 135 jt_eaton
52
pg0_add
53
54
55
56 133 jt_eaton
 
57 135 jt_eaton
58
pg0_data
59
60
61
62 133 jt_eaton
 
63 135 jt_eaton
64
pg0_rd
65
66
67
68 133 jt_eaton
 
69 135 jt_eaton
70
pg0_wr
71
72
73
74 133 jt_eaton
 
75 135 jt_eaton
76
rd
77
78
79
80 133 jt_eaton
 
81 135 jt_eaton
82
rdata
83
84
85
86 133 jt_eaton
 
87 135 jt_eaton
88
reset
89
90
91
92 133 jt_eaton
 
93 135 jt_eaton
94
vec_int
95
96
97
98 133 jt_eaton
 
99 135 jt_eaton
100
wdata
101
102
103
104 133 jt_eaton
 
105 135 jt_eaton
106
wr
107
108
109
110 133 jt_eaton
 
111
 
112 135 jt_eaton
113
114 133 jt_eaton
 
115 135 jt_eaton
116
dut
117
118
119
 BOOT_VEC
120
 CPU_ADD
121
 PROG_ROM_ADD
122
 PROG_ROM_WORDS
123
 VEC_TABLE
124
125
126
127

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.