OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [flash_memcontrl/] [sim/] [testbenches/] [xml/] [flash_memcontrl_def_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30 135 jt_eaton
31
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
32 131 jt_eaton
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
35
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
36 131 jt_eaton
 
37 135 jt_eaton
opencores.org
38
logic
39
flash_memcontrl
40
def_lint
41 131 jt_eaton
 
42
 
43
 
44
 
45 135 jt_eaton
46 131 jt_eaton
 
47
 
48
 
49
 
50
 
51 135 jt_eaton
       
52 131 jt_eaton
 
53 135 jt_eaton
              
54
              Dut
55
              
56
              
57
                                   ipxact:library="logic"
58
                                   ipxact:name="flash_memcontrl"
59
                                   ipxact:version="def_dut.params"/>
60
              
61
              
62 131 jt_eaton
 
63
 
64 135 jt_eaton
              
65
              lint
66
              :*Lint:*
67
              Verilog
68
              fs-lint
69
              
70 131 jt_eaton
 
71
 
72 135 jt_eaton
              
73
              rtl_check
74
              
75
              
76
                                   ipxact:library="Testbench"
77
                                   ipxact:name="toolflow"
78
                                   ipxact:version="rtl_check"/>
79
              
80
              
81 131 jt_eaton
 
82
 
83 135 jt_eaton
      
84 131 jt_eaton
 
85
 
86
 
87 135 jt_eaton
88 131 jt_eaton
 
89
 
90
 
91
 
92 135 jt_eaton
  
93 131 jt_eaton
 
94
 
95
 
96
 
97
 
98 135 jt_eaton
    
99
      fs-lint
100 131 jt_eaton
 
101 135 jt_eaton
      
102
        
103
        ../verilog/lint/flash_memcontrl_def_lint
104
        verilogSource
105
        module
106
      
107 131 jt_eaton
 
108
 
109
 
110 135 jt_eaton
    
111 131 jt_eaton
 
112
 
113
 
114
 
115
 
116 135 jt_eaton
  
117 131 jt_eaton
 
118
 
119
 
120
 
121
 
122 135 jt_eaton

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.