OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [micro_bus/] [sim/] [testbenches/] [xml/] [micro_bus_bfm.design.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30 135 jt_eaton
31
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
32 131 jt_eaton
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
35
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
36 131 jt_eaton
 
37 135 jt_eaton
opencores.org
38
logic
39
micro_bus
40
bfm.design
41 131 jt_eaton
 
42
 
43 135 jt_eaton
44 131 jt_eaton
 
45 135 jt_eaton
reg_mb_addr
46
wire
47
150
48 131 jt_eaton
49
 
50
 
51
 
52 135 jt_eaton
53 131 jt_eaton
 
54
 
55 135 jt_eaton
56 131 jt_eaton
 
57 135 jt_eaton
      
58
      reg_mb
59
      
60
      
61 131 jt_eaton
 
62 135 jt_eaton
63 131 jt_eaton
 
64
 
65
 
66
 
67
 
68
 
69 135 jt_eaton
 
70
    
71
      clk
72
      
73
      
74
    
75 131 jt_eaton
 
76
 
77 135 jt_eaton
    
78
      reset
79
      
80
      
81
    
82 131 jt_eaton
 
83 135 jt_eaton
    
84
      reg_mb_rdata
85
      
86
      
87
    
88 131 jt_eaton
 
89
 
90 135 jt_eaton
 
91 131 jt_eaton
 
92
 
93
 
94 135 jt_eaton
95 131 jt_eaton
 
96
 
97
 
98
 
99 135 jt_eaton
100
bus
101
102
103
addr_width
104
105
106 131 jt_eaton
 
107
 
108
 
109 135 jt_eaton
110 131 jt_eaton
 
111
 
112
 
113
 
114
 
115
 
116
 
117
 
118
 
119
 
120 135 jt_eaton
121 131 jt_eaton
 
122
 
123
 
124
 
125
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.