OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [ps2_interface/] [sim/] [testbenches/] [xml/] [ps2_interface_def_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
30 135 jt_eaton
31
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
32 131 jt_eaton
xmlns:socgen="http://opencores.org"
33
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
34 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
35
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
36 131 jt_eaton
 
37 135 jt_eaton
opencores.org
38
logic
39
ps2_interface
40
def_lint
41 131 jt_eaton
 
42
 
43
 
44 135 jt_eaton
45 131 jt_eaton
 
46
 
47 135 jt_eaton
       
48 131 jt_eaton
 
49 135 jt_eaton
              
50
              Dut
51
              
52
              
53
                                   ipxact:library="logic"
54
                                   ipxact:name="ps2_interface"
55
                                   ipxact:version="def_dut.params"/>
56
              
57
              
58 131 jt_eaton
 
59
 
60
 
61 135 jt_eaton
              
62
              lint
63
              :*Lint:*
64
              Verilog
65
              fs-lint
66
              
67 131 jt_eaton
 
68
 
69 135 jt_eaton
              
70
              rtl_check
71
              
72
              
73
                                   ipxact:library="Testbench"
74
                                   ipxact:name="toolflow"
75
                                   ipxact:version="rtl_check"/>
76
              
77
              
78 131 jt_eaton
 
79 135 jt_eaton
      
80 131 jt_eaton
 
81
 
82
 
83 135 jt_eaton
84 131 jt_eaton
 
85
 
86
 
87
 
88 135 jt_eaton
  
89 131 jt_eaton
 
90
 
91
 
92
 
93
 
94 135 jt_eaton
    
95
      fs-lint
96 131 jt_eaton
 
97 135 jt_eaton
      
98
        
99
        ../verilog/lint/ps2_interface_def_lint
100
        verilogSource
101
        module
102
      
103 131 jt_eaton
 
104
 
105 135 jt_eaton
    
106 131 jt_eaton
 
107
 
108
 
109
 
110 135 jt_eaton
  
111 131 jt_eaton
 
112
 
113
 
114
 
115
 
116 135 jt_eaton

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.