URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [serial_rcvr/] [rtl/] [xml/] [serial_rcvr_def.design.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
logic
serial_rcvr
def.design
 
 
 

 
 
baud_enable
wire
 

 
stop_cnt
wire
 

 
last_cnt
wire
 

 
next_shift_buffer
wire

WIDTH-10

 
next_parity_calc
wire
 

 
next_parity_samp
wire
 

 
next_frame_error
wire
 

 
parity_calc
reg
 

 
parity_samp
reg
 

 
frame_rdy
reg
 

 
start_detect
reg
 

 
rxd_pad_sig
reg
 

 
rdy_del
reg

10

 
shift_buffer
reg

WIDTH-10

 
frame_parity_error
reg
 

 
frame_error
reg
 

 
frame_avail
reg
 

 
 
divider_reset
wire
 

 

 
 
 

 
 
    
      clk
      
      
      
    
 
 
    
      reset
      
      
    
 
 
    
      divider_reset
      
    
 
    
      edge_enable
      
      
    
 
    
      4'b1111
      
    
 
    
      baud_enable
      
      
    
 
 
    
      parity_enable
      
      
    
 
 
    
      parity_type
      
      
    
 
 
    
      parity_force
      
      
    
 
 
    
      stop_cnt
      
      
    
 
 
    
      last_cnt
      
      
    
 
 
 
    
      pad_in
      
      
    
 
    
      next_shift_buffer
      
      
    
 
    
      next_parity_calc
      
      
    
 
    
      next_parity_samp
      
      
    
 
    
      next_frame_error
      
    
 
 
 

 

 
 
 

divider 
 
 4
 8
 0


 

serial_rcvr 
 
 WIDTH
 SIZE
 1
 STOP_VALUE
 

 
 
 

 
 
 
 
 
 
 
 
 


Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [serial_rcvr/] [rtl/] [xml/] [serial_rcvr_def.design.xml] - Blame information for rev 135

Line No.	Rev	Author	Line
1	131	jt_eaton
2
30	135	jt_eaton
31			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
32	131	jt_eaton	`xmlns:socgen="http://opencores.org"`
33			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
34	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
35			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
36	131	jt_eaton
37	135	jt_eaton	`opencores.org`
38			`logic`
39			`serial_rcvr`
40			`def.design`
41	131	jt_eaton
42
43
44	135	jt_eaton
45	131	jt_eaton
46
47	135	jt_eaton	`baud_enable`
48			`wire`
49	131	jt_eaton
50
51
52	135	jt_eaton	`stop_cnt`
53			`wire`
54	131	jt_eaton
55
56
57	135	jt_eaton	`last_cnt`
58			`wire`
59	131	jt_eaton
60
61
62	135	jt_eaton	`next_shift_buffer`
63			`wire`
64
65			`WIDTH-10`
66	131	jt_eaton
67
68	135	jt_eaton	`next_parity_calc`
69			`wire`
70	131	jt_eaton
71
72
73	135	jt_eaton	`next_parity_samp`
74			`wire`
75	131	jt_eaton
76
77
78	135	jt_eaton	`next_frame_error`
79			`wire`
80	131	jt_eaton
81
82
83	135	jt_eaton	`parity_calc`
84			`reg`
85	131	jt_eaton
86
87
88	135	jt_eaton	`parity_samp`
89			`reg`
90	131	jt_eaton
91
92
93	135	jt_eaton	`frame_rdy`
94			`reg`
95	131	jt_eaton
96
97
98	135	jt_eaton	`start_detect`
99			`reg`
100	131	jt_eaton
101
102
103	135	jt_eaton	`rxd_pad_sig`
104			`reg`
105	131	jt_eaton
106
107
108	135	jt_eaton	`rdy_del`
109			`reg`
110
111			`10`
112	131	jt_eaton
113
114	135	jt_eaton	`shift_buffer`
115			`reg`
116
117			`WIDTH-10`
118	131	jt_eaton
119
120	135	jt_eaton	`frame_parity_error`
121			`reg`
122	131	jt_eaton
123
124
125	135	jt_eaton	`frame_error`
126			`reg`
127	131	jt_eaton
128
129
130	135	jt_eaton	`frame_avail`
131			`reg`
132	131	jt_eaton
133
134
135
136	135	jt_eaton	`divider_reset`
137			`wire`
138	131	jt_eaton
139
140
141	135	jt_eaton
142	131	jt_eaton
143
144
145	135	jt_eaton
146	131	jt_eaton
147
148	135	jt_eaton
149			`clk`
150
151
152
153
154	131	jt_eaton
155
156	135	jt_eaton
157			`reset`
158
159
160
161	131	jt_eaton
162
163	135	jt_eaton
164			`divider_reset`
165
166
167	131	jt_eaton
168	135	jt_eaton
169			`edge_enable`
170
171
172
173	131	jt_eaton
174	135	jt_eaton
175			`4'b1111`
176
177
178	131	jt_eaton
179	135	jt_eaton
180			`baud_enable`
181
182
183
184	131	jt_eaton
185
186	135	jt_eaton
187			`parity_enable`
188
189
190
191	131	jt_eaton
192
193	135	jt_eaton
194			`parity_type`
195
196
197
198	131	jt_eaton
199
200	135	jt_eaton
201			`parity_force`
202
203
204
205	131	jt_eaton
206
207	135	jt_eaton
208			`stop_cnt`
209
210
211
212	131	jt_eaton
213
214	135	jt_eaton
215			`last_cnt`
216
217
218
219	131	jt_eaton
220
221
222	135	jt_eaton
223			`pad_in`
224
225
226
227	131	jt_eaton
228	135	jt_eaton
229			`next_shift_buffer`
230
231
232
233	131	jt_eaton
234	135	jt_eaton
235			`next_parity_calc`
236
237
238
239	131	jt_eaton
240	135	jt_eaton
241			`next_parity_samp`
242
243
244
245	131	jt_eaton
246	135	jt_eaton
247			`next_frame_error`
248
249
250	131	jt_eaton
251
252
253	135	jt_eaton
254	131	jt_eaton
255	135	jt_eaton
256	131	jt_eaton
257
258
259	135	jt_eaton
260			`divider`
261
262			`4`
263			`8`
264			`0`
265
266
267	131	jt_eaton
268	135	jt_eaton
269			`serial_rcvr`
270
271			`WIDTH`
272			`SIZE`
273			`1`
274			`STOP_VALUE`
275
276
277	131	jt_eaton
278
279
280	135	jt_eaton
281	131	jt_eaton
282
283
284
285
286
287
288
289
290	135	jt_eaton