OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [serial_rcvr/] [sim/] [testbenches/] [xml/] [serial_rcvr_fifo_duth.design.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 133 jt_eaton
2
9 135 jt_eaton
10
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
11 133 jt_eaton
xmlns:socgen="http://opencores.org"
12
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
13 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
14
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
15
opencores.org
16
logic
17
serial_rcvr
18
fifo_duth.design
19
20 133 jt_eaton
 
21 135 jt_eaton
22
clk
23
24
25
26 133 jt_eaton
 
27 135 jt_eaton
28
data_avail
29
30
31
32 133 jt_eaton
 
33 135 jt_eaton
34
data_out
35
36
37
38 133 jt_eaton
 
39 135 jt_eaton
40
edge_enable
41
42
43
44 133 jt_eaton
 
45 135 jt_eaton
46
pad_in
47
48
49
50 133 jt_eaton
 
51 135 jt_eaton
52
parity_enable
53
54
55
56 133 jt_eaton
 
57 135 jt_eaton
58
parity_error
59
60
61
62 133 jt_eaton
 
63 135 jt_eaton
64
parity_force
65
66
67
68 133 jt_eaton
 
69 135 jt_eaton
70
parity_type
71
72
73
74 133 jt_eaton
 
75 135 jt_eaton
76
rcv_stb
77
78
79
80 133 jt_eaton
 
81 135 jt_eaton
82
reset
83
84
85
86 133 jt_eaton
 
87 135 jt_eaton
88
stop_error
89
90
91
92 133 jt_eaton
 
93
 
94 135 jt_eaton
95
96 133 jt_eaton
 
97 135 jt_eaton
98
dut
99
100
101
 RX_FIFO_SIZE
102
 RX_FIFO_WORDS
103
 SAMPLE
104
 SIZE
105
 START_VALUE
106
 STOP_VALUE
107
 WIDTH
108
109
110
111

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.