OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [spi_interface/] [x] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
./rtl/verilog/top.body:assign cde_serial_xmit_edge_enable =( load_tx_data && force_startbit) || ps2_clk_fall ;
2
./rtl/verilog/top.body:assign cde_serial_rcvr_reset       =  reset ||(ps2_clk_s && ps2_data_s && !busy);
3
./rtl/verilog/top.body:       if ((bit_count == 4'b1010)&& ps2_clk_fall)  tx_ack_error <= ps2_data_s && sending ;
4
./rtl/verilog/top.body:    .ps2_idle                   ( ps2_data_s &&   ps2_clk_s   ),
5
./rtl/verilog/top.body:    .ps2_clk_fall               ( ps2_clk_fall                ),
6
./rtl/verilog/top.body:    .ps2_clk_oe                 ( ps2_clk_pad_oe              ),
7
./rtl/verilog/fsm:input  wire        ps2_idle,
8
./rtl/verilog/fsm:input  wire        ps2_clk_fall,
9
./rtl/verilog/fsm:output reg         ps2_clk_oe,
10
./rtl/verilog/fsm:reg                next_ps2_clk_oe;
11
./rtl/verilog/fsm:         ps2_clk_oe         <= 0;
12
./rtl/verilog/fsm:         ps2_clk_oe         <=   next_ps2_clk_oe;
13
./rtl/verilog/fsm:   next_ps2_clk_oe    = 0;
14
./rtl/verilog/fsm:              if(ps2_clk_fall )             next_state            = `fsm_rx_clk_fall;
15
./rtl/verilog/fsm:               if(ps2_clk_fall)             next_state            = `fsm_rx_clk_fall;
16
./rtl/verilog/fsm:                                            next_ps2_clk_oe       = 1;
17
./rtl/verilog/fsm:                                            next_ps2_clk_oe     = 1;
18
./rtl/verilog/fsm:                                            next_ps2_clk_oe     = 0;
19
./rtl/verilog/fsm:               if(ps2_clk_fall)             next_state          = `fsm_tx_clk_fall;
20
./rtl/verilog/fsm:                         if(ps2_clk_fall)  next_state           = `fsm_tx_clk_fall;
21
./rtl/verilog/fsm:               if(ps2_clk_fall)            next_state     = `fsm_tx_wait_idle;
22
./rtl/verilog/fsm:               if(ps2_idle)                next_state      = `fsm_idle;
23
./doc/index.html:

SOCGEN

24
./doc/index.html:    

ps2_interface

25
./doc/index.html:        

Source Code

26
./doc/index.html: src="./png/ps2_interface.png">
27
./doc/index.html:      
# of microseconds to hold ps2_clk before host -> device transfer
28
./doc/index.html:      
# of clk's to wait for debounce of ps2_clk and ps2_data
29
./doc/index.html:      
ps2_clk_pad_oe
30
./doc/index.html:      
ps2_clk_pad_in
31
./doc/index.html:      
ps2_clk pad value
32
./doc/index.html:      
ps2_data_pad_oe
33
./doc/index.html:      
ps2_data_pad_in
34
./doc/index.html:      
ps2_data pad value

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.