OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [vga_char_ctrl/] [sim/] [testbenches/] [verilog/] [sram.load] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton
parameter PREFIX ="../../../../../../../code/";
2 131 jt_eaton
 
3
initial
4
  begin
5
  if( STARTUP != "NONE") begin $readmemh({PREFIX,STARTUP},dut.char_ram.mem); end
6 134 jt_eaton
  if( FONT    != "NONE") begin $readmemh({PREFIX,FONT}, dut.char_gen_rom.mem); end
7 131 jt_eaton
  end
8
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.