OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [geda-project.org/] [gEDA/] [logic/] [XNOR/] [xnor6.sym] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 135 jt_eaton 
v 20031231 1
2 
L 400 900 600 900 3 0 0 0 -1 -1
3 
L 400 300 600 300 3 0 0 0 -1 -1
4 
A 40 600 400 312 97 3 0 0 0 -1 -1
5 
A 140 600 400 312 97 3 0 0 0 -1 -1
6 
A 600 700 400 270 76 3 0 0 0 -1 -1
7 
A 600 500 400 14 76 3 0 0 0 -1 -1
8 
L 300 900 300 1200 3 0 0 0 -1 -1
9 
L 300 300 300 0 3 0 0 0 -1 -1
10 
V 1050 600 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
11 
P 1100 600 1300 600 1 0 1
12 
{
13 
T 1000 600 5 8 0 0 0 0 1
14 
pinnumber=OUT
15 
T 1000 600 5 8 0 0 0 0 1
16 
pinseq=1
17 
}
18 
P 300 100 0 100 1 0 1
19 
{
20 
T 300 100 5 8 0 0 0 0 1
21 
pinnumber=IN0
22 
T 300 100 5 8 0 0 0 0 1
23 
pinseq=2
24 
}
25 
P 300 300 0 300 1 0 1
26 
{
27 
T 300 300 5 8 0 0 0 0 1
28 
pinnumber=IN1
29 
T 300 300 5 8 0 0 0 0 1
30 
pinseq=3
31 
}
32 
P 300 500 0 500 1 0 1
33 
{
34 
T 300 500 5 8 0 0 0 0 1
35 
pinnumber=IN2
36 
T 300 500 5 8 0 0 0 0 1
37 
pinseq=4
38 
}
39 
P 300 700 0 700 1 0 1
40 
{
41 
T 300 700 5 8 0 0 0 0 1
42 
pinnumber=IN3
43 
T 300 700 5 8 0 0 0 0 1
44 
pinseq=5
45 
}
46 
P 300 900 0 900 1 0 1
47 
{
48 
T 300 900 5 8 0 0 0 0 1
49 
pinnumber=IN4
50 
T 300 900 5 8 0 0 0 0 1
51 
pinseq=6
52 
}
53 
P 300 1100 0 1100 1 0 1
54 
{
55 
T 300 1100 5 8 0 0 0 0 1
56 
pinnumber=IN5
57 
T 300 1100 5 8 0 0 0 0 1
58 
pinseq=7
59 
}
60 
T 400 200 5 10 1 1 0 2 1
61 
refdes=U?
62 
T 400 100 5 8 0 0 0 0 1
63 
device=xnor
64 
T 400 200 5 8 0 0 0 0 1
65 
VERILOG_PORTS=POSITIONAL

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.