URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [jtag/] [sim/] [testbenches/] [xml/] [cde_jtag_classic_tb.xml] - Blame information for rev 135

Details | Compare with Previous | View Log





xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
 
opencores.org
cde
jtag
classic_tb
 
 
 

 
 
 
 

  gen_verilog
  104.0
  none
  :*common:*
  tools/verilog/gen_verilog
  
    
      destination
      jtag_classic_tb
    
  

 
 
 

 
 
 
 
 
 
 


    JTAG_SEL2
    JTAG_USER1_WIDTH8
    JTAG_USER1_RESET8'h12
    JTAG_USER2_WIDTH24
    JTAG_USER2_RESET24'h123456
    JTAG_MODEL_DIVCNT     4'h4
    JTAG_MODEL_SIZE       4

 
 
        
        
        Bfm
        
        
        
 
 
 

 
              
              Params
              
              
                                   ipxact:library="cde"
                                   ipxact:name="jtag"
                                   ipxact:version="tap_dut.params"/>
              
              
 
 
              
              Bfm
              Bfm
              
 
 
              
              icarus
              
              
                                   ipxact:library="Testbench"
                                   ipxact:name="toolflow"
                                   ipxact:version="icarus"/>
              
              
 
 
 
 
              
              common:*common:*
              Verilog
              
                     
                            fs-common
                     
              
 
 
              
              sim:*Simulation:*
              Verilog
              
                     
                            fs-sim
                     
              
 
              
              lint:*Lint:*
              Verilog
              
                     
                            fs-lint
                     
              
 
      
 
 
 
 

 
 
 
 
 

 
 
   
      fs-common
 
 
      
        
        ../verilog/tb.rpc_2
        verilogSource
        fragment
      
 
 
   
 
 
   
      fs-sim
 
 
 
 
 
      
        
        ../verilog/common/jtag_classic_tb
        verilogSourcemodule
      
 
 
   
 
 
   
      fs-lint
      
        
        ../verilog/common/jtag_classic_tb
        verilogSourcemodule
      
 
 
   
 
 
 
 
 

 
 
 
 
 


Line No.	Rev	Author	Line
1	131	jt_eaton
2
5	135	jt_eaton
6			`xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"`
7	131	jt_eaton	`xmlns:socgen="http://opencores.org"`
8			`xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"`
9	135	jt_eaton	`xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014`
10			`http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">`
11	131	jt_eaton
12	135	jt_eaton	`opencores.org`
13			`cde`
14			`jtag`
15			`classic_tb`
16	131	jt_eaton
17
18
19	135	jt_eaton
20	131	jt_eaton
21
22
23
24	135	jt_eaton
25			`gen_verilog`
26			`104.0`
27			`none`
28			`:common:`
29			`tools/verilog/gen_verilog`
30
31
32			`destination`
33			`jtag_classic_tb`
34
35
36
37	131	jt_eaton
38
39
40	135	jt_eaton
41	131	jt_eaton
42
43
44
45
46
47
48	135	jt_eaton
49
50			`JTAG_SEL2`
51			`JTAG_USER1_WIDTH8`
52			`JTAG_USER1_RESET8'h12`
53			`JTAG_USER2_WIDTH24`
54			`JTAG_USER2_RESET24'h123456`
55			`JTAG_MODEL_DIVCNT 4'h4`
56			`JTAG_MODEL_SIZE 4`
57
58	131	jt_eaton
59
60	135	jt_eaton
61
62			`Bfm`
63
64
65
66	131	jt_eaton
67
68
69	135	jt_eaton
70	131	jt_eaton
71	135	jt_eaton
72			`Params`
73
74
75			`ipxact:library="cde"`
76			`ipxact:name="jtag"`
77			`ipxact:version="tap_dut.params"/>`
78
79
80	131	jt_eaton
81
82	135	jt_eaton
83			`Bfm`
84			`Bfm`
85
86	131	jt_eaton
87
88	135	jt_eaton
89			`icarus`
90
91
92			`ipxact:library="Testbench"`
93			`ipxact:name="toolflow"`
94			`ipxact:version="icarus"/>`
95
96
97	131	jt_eaton
98
99
100
101	135	jt_eaton
102			`common:common:`
103			`Verilog`
104
105
106			`fs-common`
107
108
109	131	jt_eaton
110
111	135	jt_eaton
112			`sim:Simulation:`
113			`Verilog`
114
115
116			`fs-sim`
117
118
119	131	jt_eaton
120	135	jt_eaton
121			`lint:Lint:`
122			`Verilog`
123
124
125			`fs-lint`
126
127
128	131	jt_eaton
129	135	jt_eaton
130	131	jt_eaton
131
132
133
134	135	jt_eaton
135	131	jt_eaton
136
137
138
139
140	135	jt_eaton
141	131	jt_eaton
142
143	135	jt_eaton
144			`fs-common`
145	131	jt_eaton
146
147	135	jt_eaton
148
149			`../verilog/tb.rpc_2`
150			`verilogSource`
151			`fragment`
152
153	131	jt_eaton
154
155	135	jt_eaton
156	131	jt_eaton
157
158	135	jt_eaton
159			`fs-sim`
160	131	jt_eaton
161
162
163
164
165	135	jt_eaton
166
167			`../verilog/common/jtag_classic_tb`
168			`verilogSourcemodule`
169
170	131	jt_eaton
171
172	135	jt_eaton
173	131	jt_eaton
174
175	135	jt_eaton
176			`fs-lint`
177
178
179			`../verilog/common/jtag_classic_tb`
180			`verilogSourcemodule`
181
182	131	jt_eaton
183
184	135	jt_eaton
185	131	jt_eaton
186
187
188
189
190	135	jt_eaton
191	131	jt_eaton
192	135	jt_eaton
193
194
195
196

Browse

Tools

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [jtag/] [sim/] [testbenches/] [xml/] [cde_jtag_classic_tb.xml] - Blame information for rev 135