OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [mult/] [sim/] [testbenches/] [xml/] [cde_mult_ord_r4_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5 135 jt_eaton
6
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
7 131 jt_eaton
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
10
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
11 131 jt_eaton
 
12 135 jt_eaton
opencores.org
13
cde
14
mult
15
ord_r4_lint
16 131 jt_eaton
 
17
 
18
 
19
 
20 135 jt_eaton
21 131 jt_eaton
 
22
 
23 135 jt_eaton
24 131 jt_eaton
 
25 133 jt_eaton
 
26
 
27
 
28
 
29 135 jt_eaton
30
       
31 131 jt_eaton
 
32
 
33
 
34 135 jt_eaton
              
35
              Dut
36
              
37
              
38
                                   ipxact:library="cde"
39
                                   ipxact:name="mult"
40
                                   ipxact:version="ord_r4_dut.params"/>
41
              
42
              
43 131 jt_eaton
 
44
 
45
 
46 135 jt_eaton
              
47
              lint
48
              :*Lint:*
49
              Verilog
50
              fs-lint
51
              
52 131 jt_eaton
 
53
 
54
 
55 135 jt_eaton
              
56
              rtl_check
57
              
58
              
59
                                   ipxact:library="Testbench"
60
                                   ipxact:name="toolflow"
61
                                   ipxact:version="rtl_check"/>
62
              
63
              
64 131 jt_eaton
 
65 135 jt_eaton
      
66 131 jt_eaton
 
67
 
68
 
69 135 jt_eaton
70 131 jt_eaton
 
71
 
72
 
73 135 jt_eaton
74 131 jt_eaton
 
75
 
76 135 jt_eaton
   
77
      fs-common
78 131 jt_eaton
 
79 135 jt_eaton
   
80 131 jt_eaton
 
81
 
82
 
83 135 jt_eaton
   
84
      fs-lint
85 131 jt_eaton
 
86 135 jt_eaton
      
87
        
88
        ../verilog/synthesys
89
        verilogSource
90
        include
91
      
92 131 jt_eaton
 
93
 
94 135 jt_eaton
      
95
        
96
        ../verilog/lint/mult_ord_r4_lint
97
        verilogSource
98
        module
99
      
100 131 jt_eaton
 
101
 
102 135 jt_eaton
   
103 131 jt_eaton
 
104
 
105
 
106
 
107 135 jt_eaton
108 131 jt_eaton
 
109
 
110
 
111 135 jt_eaton

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.