OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [mult/] [sim/] [testbenches/] [xml/] [cde_mult_serial_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5 135 jt_eaton
6
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
7 131 jt_eaton
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
10
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
11 131 jt_eaton
 
12 135 jt_eaton
opencores.org
13
cde
14
mult
15
serial_lint
16 131 jt_eaton
 
17
 
18
 
19
 
20 135 jt_eaton
21 131 jt_eaton
 
22
 
23 135 jt_eaton
24 131 jt_eaton
 
25
 
26 133 jt_eaton
 
27
 
28
 
29
 
30 135 jt_eaton
31
       
32 131 jt_eaton
 
33
 
34
 
35
 
36 135 jt_eaton
              
37
              Dut
38
              
39
              
40
                                   ipxact:library="cde"
41
                                   ipxact:name="mult"
42
                                   ipxact:version="serial_dut.params"/>
43
              
44
              
45 131 jt_eaton
 
46 135 jt_eaton
              
47
              lint
48
              :*Lint:*
49
              Verilog
50
              fs-lint
51
              
52 131 jt_eaton
 
53
 
54 135 jt_eaton
              
55
              rtl_check
56
              
57
              
58
                                   ipxact:library="Testbench"
59
                                   ipxact:name="toolflow"
60
                                   ipxact:version="rtl_check"/>
61
              
62
              
63 131 jt_eaton
 
64 135 jt_eaton
      
65 131 jt_eaton
 
66
 
67
 
68
 
69 135 jt_eaton
70 131 jt_eaton
 
71
 
72
 
73
 
74
 
75
 
76 135 jt_eaton
77 131 jt_eaton
 
78
 
79
 
80
 
81 135 jt_eaton
   
82
      fs-lint
83 131 jt_eaton
 
84 135 jt_eaton
      
85
        
86
        ../verilog/lint/mult_serial_lint
87
        verilogSource
88
        module
89
      
90 131 jt_eaton
 
91
 
92 135 jt_eaton
   
93 131 jt_eaton
 
94
 
95
 
96
 
97 135 jt_eaton
98 131 jt_eaton
 
99
 
100
 
101
 
102 135 jt_eaton

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.