OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [serial/] [sim/] [testbenches/] [xml/] [cde_serial_xmit_lint.xml] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jt_eaton
2
5 135 jt_eaton
6
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
7 131 jt_eaton
xmlns:socgen="http://opencores.org"
8
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
9 135 jt_eaton
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
10
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
11 131 jt_eaton
 
12 135 jt_eaton
opencores.org
13
cde
14
serial
15
xmit_lint
16 131 jt_eaton
 
17
 
18
 
19
 
20 135 jt_eaton
21 131 jt_eaton
 
22 135 jt_eaton
23 133 jt_eaton
 
24
 
25
 
26
 
27 135 jt_eaton
28 131 jt_eaton
 
29 135 jt_eaton
       
30 131 jt_eaton
 
31 135 jt_eaton
              
32
              Dut
33
              
34
              
35
                                   ipxact:library="cde"
36
                                   ipxact:name="serial"
37
                                   ipxact:version="xmit_dut.params"/>
38
              
39
              
40 131 jt_eaton
 
41
 
42 135 jt_eaton
              
43
              lint
44
              :*Lint:*
45
              Verilog
46
              fs-lint
47
              
48 131 jt_eaton
 
49
 
50 135 jt_eaton
              
51
              rtl_check
52
              
53
              
54
                                   ipxact:library="Testbench"
55
                                   ipxact:name="toolflow"
56
                                   ipxact:version="rtl_check"/>
57
              
58
              
59 131 jt_eaton
 
60 135 jt_eaton
      
61 131 jt_eaton
 
62 135 jt_eaton
63 131 jt_eaton
 
64
 
65
 
66
 
67 135 jt_eaton
68 131 jt_eaton
 
69
 
70
 
71 135 jt_eaton
   
72
      fs-lint
73
      
74
        
75
        ../verilog/lint/serial_xmit_lint
76
        verilogSource
77
        module
78
      
79 131 jt_eaton
 
80
 
81 135 jt_eaton
   
82 131 jt_eaton
 
83
 
84
 
85 135 jt_eaton
86 131 jt_eaton
 
87
 
88
 
89
 
90
 
91
 
92 135 jt_eaton

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.