OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [tools/] [simulation/] [build_verilator_filelists] - Blame information for rev 135

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 125 jt_eaton
eval 'exec `which perl` -S $0 ${1+"$@"}'
2
   if 0;
3 135 jt_eaton
#/****************************************************************************/
4
#/*                                                                          */
5
#/*   SOCGEN Design for Reuse toolset                                        */
6
#/*                                                                          */
7
#/*   Version 1.0.0                                                          */
8
#/*                                                                          */
9
#/*   Author(s):                                                             */
10
#/*      - John Eaton, z3qmtr45@gmail.com                                    */
11
#/*                                                                          */
12
#/****************************************************************************/
13
#/*                                                                          */
14
#/*                                                                          */
15
#/*             Copyright 2016 John T Eaton                                  */
16
#/*                                                                          */
17
#/* Licensed under the Apache License, Version 2.0 (the "License");          */
18
#/* you may not use this file except in compliance with the License.         */
19
#/* You may obtain a copy of the License at                                  */
20
#/*                                                                          */
21
#/*    http://www.apache.org/licenses/LICENSE-2.0                            */
22
#/*                                                                          */
23
#/* Unless required by applicable law or agreed to in writing, software      */
24
#/* distributed under the License is distributed on an "AS IS" BASIS,        */
25
#/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. */
26
#/* See the License for the specific language governing permissions and      */
27
#/* limitations under the License.                                           */
28
#/*                                                                          */
29
#/*                                                                          */
30
#/****************************************************************************/
31 125 jt_eaton
 
32
 
33
############################################################################
34
# General PERL config
35
############################################################################
36
use Getopt::Long;
37
use English;
38
use File::Basename;
39
use Cwd;
40
use XML::LibXML;
41
use lib './tools';
42
use sys::lib;
43
use yp::lib;
44
 
45
$OUTPUT_AUTOFLUSH = 1; # set autoflush of stdout to TRUE.
46
 
47
 
48
############################################################################
49
### Process the options
50
############################################################################
51
Getopt::Long::config("require_order", "prefix=-");
52
GetOptions("h","help",
53
           "work_site=s" => \$work_site,
54
           "vendor=s" => \$vendor,
55 131 jt_eaton
           "library=s" => \$library,
56 125 jt_eaton
           "component=s" => \$component,
57
           "version=s" => \$version
58
) || die "(use '$program_name -h' for help)";
59
 
60
 
61
 
62
##############################################################################
63
## Help option
64
##############################################################################
65
if ( $opt_h  or $opt_help)
66 131 jt_eaton
  { print "\n build_verilator_filelists -work_site /work  -vendor vendor_name  -library library_name  -component component_name   ";
67 125 jt_eaton
    print "\n";
68
    exit 1;
69
  }
70
 
71
 
72
##############################################################################
73
##
74
##############################################################################
75
 
76
 
77
 
78
$home = cwd();
79
 
80
my $variant = "";
81
if($version) {$variant = "${component}_${version}"}
82
else         {$variant = "${component}"}
83
 
84
#############################################################################
85
##
86
##
87
#############################################################################
88
 
89
my $parser = XML::LibXML->new();
90
 
91
 
92
 
93
 
94
 
95
 
96
 
97
 
98
 
99
#############################################################################
100
##
101
##
102
#############################################################################
103
 
104 131 jt_eaton
print "Building SIM filelists for  $work_site  $vendor $library   $component $version $variant \n" ;
105 125 jt_eaton
 
106 131 jt_eaton
my $spirit_component_file    = $parser->parse_file(yp::lib::find_ipxact_component($vendor,$library,$component,$version));
107
my $socgen_file              = $parser->parse_file(yp::lib::find_componentConfiguration($vendor,$library,$component));
108 130 jt_eaton
my $sim_library_path ;
109 131 jt_eaton
my $lib_comp_sep             = yp::lib::find_lib_comp_sep($vendor,$library,$component);
110 130 jt_eaton
my $sim_comp_path            = $socgen_file->findnodes("//socgen:componentConfiguration/socgen:sim/socgen:comp_path/text()")->to_literal;
111 125 jt_eaton
 
112 130 jt_eaton
   if ($sim_comp_path)
113
      {
114
      $sim_library_path            ="${lib_comp_sep}${sim_comp_path}";
115
      }
116
   else
117
      {
118
      $sim_library_path            = $socgen_file->findnodes("//socgen:componentConfiguration/socgen:sim/socgen:library_path/text()")->to_literal;
119
      }
120 125 jt_eaton
 
121
 
122
 
123 130 jt_eaton
 
124
 
125 125 jt_eaton
#/*********************************************************************************************/
126
#/                                                                                            */
127
#/                                                                                            */
128
#/  Read each variants parameters and defaults into an array and their order into an array    */
129
#/  order must be preservered so that parameters can use the values of other parameters       */
130
#/                                                                                            */
131
#/*********************************************************************************************/
132
 
133
my %default_parameters = ();
134
my @parameter_order    = ();
135
 
136
 
137 130 jt_eaton
foreach  my   $i_name ($socgen_file->findnodes("//socgen:configurations/socgen:configuration[socgen:name/text() = '$variant']/socgen:parameters/socgen:parameter"))
138 125 jt_eaton
      {
139
      my($parameter_name)     = $i_name ->findnodes('socgen:name/text()')->to_literal ;
140
      my($parameter_default)  = $i_name ->findnodes('socgen:value/text()')->to_literal ;
141
      $default_parameters{$parameter_name}  = $parameter_default;
142
      push  @parameter_order ,$parameter_name ;
143
      }
144
 
145
 
146
 
147
 
148
 
149
 
150
 
151
 
152
 
153 135 jt_eaton
foreach my $comp ($spirit_component_file->findnodes('//ipxact:component'))
154 125 jt_eaton
   {
155 135 jt_eaton
   my($vendor)   = $comp->findnodes('./ipxact:vendor/text()')->to_literal ;
156
   my($library)  = $comp->findnodes('./ipxact:library/text()')->to_literal ;
157
   my($name)     = $comp->findnodes('./ipxact:name/text()')->to_literal ;
158
   my($version)  = $comp->findnodes('./ipxact:version/text()')->to_literal ;
159 125 jt_eaton
   my $variant = "";
160
   if($version) {$variant = "${name}_${version}"}
161
   else         {$variant = "${name}"}
162 131 jt_eaton
   print "rtl/gen directories  for    $library - $component         VLNV        $vendor - $library -  $name -  $variant \n";
163 125 jt_eaton
   }
164
 
165 131 jt_eaton
   print "CREATING componentRef filelists for   $library   $component  $name $variant \n";
166 125 jt_eaton
 
167
 
168
   #/*********************************************************************************************/
169
   #/                                                                                            */
170
   #/                                                                                            */
171
   #/                                                                                            */
172
   #/                                                                                            */
173
   #/                                                                                            */
174
   #/                                                                                            */
175
   #/*********************************************************************************************/
176
 
177
 
178 130 jt_eaton
foreach  my   $i_name ($socgen_file->findnodes("//socgen:testbench[socgen:variant/text() = '$variant']/socgen:code_coverage"))
179 125 jt_eaton
   {
180 128 jt_eaton
 
181 131 jt_eaton
   my $path ="${home}${work_site}/${vendor}__${library}${sim_library_path}/cov";
182 125 jt_eaton
   mkdir $path,0755          unless( -e $path );
183 131 jt_eaton
   $path ="${home}${work_site}/${vendor}__${library}${sim_library_path}/cov/${variant}";
184 125 jt_eaton
   mkdir $path,0755          unless( -e $path );
185
 
186
 
187 131 jt_eaton
   my $outfile ="${home}${work_site}/${vendor}__${library}${sim_library_path}/cov/${variant}/TestBench";
188 125 jt_eaton
   open  DUTFILE,">$outfile" or die "unable to open $outfile";
189
   print  DUTFILE  "`timescale    1ns/1ns   \n";
190
   print  DUTFILE  " module TB();   \n";
191 128 jt_eaton
 
192
 
193
      print DUTFILE  "     $variant   \n";
194
      my $first =1;
195
      foreach  my  $parameter_name  (@parameter_order)
196
         {
197
         my($parameter_default)  =    $default_parameters{$parameter_name};
198
         if($first)
199
           {
200
           print DUTFILE  "   #(  .${parameter_name}(${parameter_default})";
201
           $first = 0;
202
           }
203
         else
204
           {
205
           print DUTFILE  ",\n       .${parameter_name}(${parameter_default})";
206
           }
207
         }
208
         if($first)
209
           {
210
           print DUTFILE  "  test \n (); \n\n\n\n";
211
           }
212
          else
213
           {
214
           print DUTFILE  ") test \n (); \n\n\n\n";
215
           }
216
 
217
 
218
   print  DUTFILE  " endmodule   \n";
219
 
220
 
221
 
222
 
223
 
224
 
225
 
226
 
227
 
228 125 jt_eaton
   }
229
 
230
 
231
 
232 128 jt_eaton
 
233
 
234
 
235
 
236
 
237
 
238
 
239
 
240
 
241
 
242
 
243
 
244
 
245
 
246
 
247
 
248
 
249
 
250
 
251
 
252
 
253
 
254
 
255 125 jt_eaton
   #/*********************************************************************************************/
256
   #/                                                                                            */
257
   #/ Make simulation file set                                                                   */
258
   #/                                                                                            */
259
   #/                                                                                            */
260
   #/                                                                                            */
261
   #/                                                                                            */
262
   #/*********************************************************************************************/
263
 
264 131 jt_eaton
   print "CREATING sim files for   $library  $component   $chip   $name  $variant \n";
265 125 jt_eaton
 
266
 
267
 
268
 
269
 
270
 
271 130 jt_eaton
    foreach  my   $i_name ($socgen_file->findnodes("//socgen:componentConfiguration/socgen:sim/socgen:verilator/socgen:test[socgen:variant/text() = '$variant']"))
272 125 jt_eaton
      {
273
      my($simulation)      = $i_name ->findnodes('socgen:name/text()')->to_literal ;
274
      my($configuration)   = $i_name ->findnodes('socgen:configuration/text()')->to_literal ;
275 131 jt_eaton
      print " sim files for   $library  $component   $variant  $simulation $configuration          \n";
276 125 jt_eaton
 
277 131 jt_eaton
      my $path ="${home}${work_site}/${vendor}__${library}${sim_library_path}/verilator";
278 125 jt_eaton
      mkdir $path,0755          unless( -e $path );
279 131 jt_eaton
      $path ="${home}${work_site}/${vendor}__${library}${sim_library_path}/verilator/${simulation}";
280 125 jt_eaton
      mkdir $path,0755          unless( -e $path );
281
 
282
 
283 131 jt_eaton
      my $outfile ="${home}${work_site}/${vendor}__${library}${sim_library_path}/verilator/${simulation}/TestBench";
284 125 jt_eaton
      open SIM_PARM_FILE,">$outfile" or die "unable to open $outfile";
285
 
286
 
287
 
288
 
289
 
290
      my %local_parameters =  %default_parameters;
291
      my @local_order      =  @parameter_order;
292
 
293
 
294
 
295 130 jt_eaton
      foreach  my   $i_name ($socgen_file->findnodes("//socgen:componentConfiguration/socgen:sim/socgen:testbenches/socgen:testbench[socgen:variant/text() = '$variant']/./socgen:parameters/socgen:parameter/socgen:name"))
296 125 jt_eaton
         {
297
         my($par_name)   = $i_name ->findnodes('./text()')->to_literal ;
298
         my($par_value)  = $i_name ->findnodes('../socgen:value/text()')->to_literal ;
299
         if  ( $local_parameters{$par_name} eq '' )  { push @local_order , $par_name; }
300
         $local_parameters{$par_name} = $par_value;
301
         }
302
 
303
 
304
 
305 130 jt_eaton
      foreach  my   $i_name ($socgen_file->findnodes("//socgen:configurations/socgen:configuration[socgen:name/text() = '$configuration']/./socgen:parameters/socgen:parameter/socgen:name"))
306 125 jt_eaton
         {
307
         my($par_name)   = $i_name ->findnodes('./text()')->to_literal ;
308
         my($par_value)  = $i_name ->findnodes('../socgen:value/text()')->to_literal ;
309
         if($local_parameters{$par_name} eq '' )  { push @local_order , $par_name; }
310
         $local_parameters{$par_name} = $par_value;
311
         }
312
 
313
 
314
 
315 130 jt_eaton
      foreach  my   $i_name ($socgen_file->findnodes("//socgen:componentConfiguration/socgen:sim/socgen:verilator/socgen:test[socgen:name/text() = '$simulation']/./socgen:parameters/socgen:parameter/socgen:name"))
316 125 jt_eaton
         {
317
         my($par_name)   = $i_name ->findnodes('./text()')->to_literal ;
318
         my($par_value)  = $i_name ->findnodes('../socgen:value/text()')->to_literal ;
319
         if  ( $local_parameters{$par_name} eq '' )  { push @local_order , $par_name; }
320
         $local_parameters{$par_name} = $par_value;
321
         }
322
 
323
     my $timeout = $local_parameters{"TIMEOUT"};
324
 
325
 
326
 
327 131 jt_eaton
      my $module_name = yp::lib::get_module_name($vendor,$library,$component,$version);
328 125 jt_eaton
 
329
 
330
 
331
 
332 131 jt_eaton
      print SIM_PARM_FILE  "//  Testbench  for  $library    $component    $variant   $configuration    $simulation\n";
333 125 jt_eaton
      print SIM_PARM_FILE  "                \n";
334
      print SIM_PARM_FILE  "module TB(input clk, input START,     output FINISH,output FAIL                 );                                \n";
335
      print SIM_PARM_FILE  "                                \n";
336
      print SIM_PARM_FILE  "     $module_name   \n";
337
 
338
      my $first =1;
339
 
340
      foreach  my  $parameter_name  (@local_order)
341
         {
342
         my($parameter_default)  =    $local_parameters{$parameter_name};
343
         if($first)
344
           {
345
           print SIM_PARM_FILE  "   #(  .${parameter_name}(${parameter_default})";
346
           $first = 0;
347
           }
348
         else
349
           {
350
           print SIM_PARM_FILE  ",\n       .${parameter_name}(${parameter_default})";
351
           }
352
         }
353
      print SIM_PARM_FILE  ") test \n (.clk(clk),.START(START),.FAIL(FAIL),.FINISH(FINISH)); \n\n\n\n";
354 128 jt_eaton
      print SIM_PARM_FILE  "`include \"./test_define\"  \n";
355 125 jt_eaton
      print SIM_PARM_FILE  "endmodule                                \n";
356
 
357
 
358
      }
359
 
360
 
361
 
362
 
363
 
364
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.