OpenCores
URL https://opencores.org/ocsvn/spacewire_light/spacewire_light/trunk

Subversion Repositories spacewire_light

[/] [spacewire_light/] [trunk/] [bench/] [vhdl/] [spwlink_tb_all.vhd] - Blame information for rev 3

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jorisvr
--
2
-- Run the spwlink test bench in a several configurations.
3
--
4
 
5
use work.spwpkg.all;
6
 
7
entity spwlink_tb_all is
8
end entity;
9
 
10
architecture tb_arch of spwlink_tb_all is
11
 
12
    component spwlink_tb is
13
        generic (
14
            sys_clock_freq: real        := 20.0e6 ;
15
            rx_clock_freq:  real        := 20.0e6 ;
16
            tx_clock_freq:  real        := 20.0e6 ;
17
            input_rate:     real        := 10.0e6 ;
18
            tx_clock_div:   integer     := 1 ;
19
            rximpl: spw_implementation_type := impl_generic ;
20
            rxchunk:        integer     := 1 ;
21
            tximpl: spw_implementation_type := impl_generic ;
22
            startwait:      time        := 0 sec );
23
    end component;
24
 
25
begin
26
 
27
    -- Test 1: default configuration
28
    test1: spwlink_tb
29
        generic map (
30
            sys_clock_freq  => 20.0e6,
31
            rx_clock_freq   => 20.0e6,
32
            tx_clock_freq   => 20.0e6,
33
            input_rate      => 10.0e6,
34
            tx_clock_div    => 1,
35
            rximpl          => impl_generic,
36
            rxchunk         => 1,
37
            tximpl          => impl_generic,
38
            startwait       => 0 ms );
39
 
40
    -- Test 2: 18 Mbit input
41
    test2: spwlink_tb
42
        generic map (
43
            sys_clock_freq  => 20.0e6,
44
            rx_clock_freq   => 20.0e6,
45
            tx_clock_freq   => 20.0e6,
46
            input_rate      => 18.0e6,
47
            tx_clock_div    => 1,
48
            rximpl          => impl_generic,
49
            rxchunk         => 1,
50
            tximpl          => impl_generic,
51
            startwait       => 1 ms );
52
 
53
    -- Test 3: 2 Mbit input
54
    test3: spwlink_tb
55
        generic map (
56
            sys_clock_freq  => 20.0e6,
57
            rx_clock_freq   => 20.0e6,
58
            tx_clock_freq   => 20.0e6,
59
            input_rate      => 2.0e6,
60
            tx_clock_div    => 1,
61
            rximpl          => impl_generic,
62
            rxchunk         => 1,
63
            tximpl          => impl_generic,
64
            startwait       => 2 ms );
65
 
66
    -- Test 4: 20 Mbit output
67
    test4: spwlink_tb
68
        generic map (
69
            sys_clock_freq  => 20.0e6,
70
            rx_clock_freq   => 20.0e6,
71
            tx_clock_freq   => 20.0e6,
72
            input_rate      => 10.0e6,
73
            tx_clock_div    => 0,
74
            rximpl          => impl_generic,
75
            rxchunk         => 1,
76
            tximpl          => impl_generic,
77
            startwait       => 3 ms );
78
 
79
    -- Test 5: fast receiver, 10 Mbit in
80
    test5: spwlink_tb
81
        generic map (
82
            sys_clock_freq  => 20.0e6,
83
            rx_clock_freq   => 20.0e6,
84
            tx_clock_freq   => 20.0e6,
85
            input_rate      => 10.0e6,
86
            tx_clock_div    => 1,
87
            rximpl          => impl_fast,
88
            rxchunk         => 1,
89
            tximpl          => impl_generic,
90
            startwait       => 4 ms );
91
 
92
    -- Test 6: fast receiver, 18 Mbit in
93
    test6: spwlink_tb
94
        generic map (
95
            sys_clock_freq  => 20.0e6,
96
            rx_clock_freq   => 20.0e6,
97
            tx_clock_freq   => 20.0e6,
98
            input_rate      => 18.0e6,
99
            tx_clock_div    => 1,
100
            rximpl          => impl_fast,
101
            rxchunk         => 1,
102
            tximpl          => impl_generic,
103
            startwait       => 5 ms );
104
 
105
    -- Test 7: fast receiver, 35 Mbit in
106
    test7: spwlink_tb
107
        generic map (
108
            sys_clock_freq  => 20.0e6,
109
            rx_clock_freq   => 20.0e6,
110
            tx_clock_freq   => 20.0e6,
111
            input_rate      => 35.0e6,
112
            tx_clock_div    => 1,
113
            rximpl          => impl_fast,
114
            rxchunk         => 2,
115
            tximpl          => impl_generic,
116
            startwait       => 6 ms );
117
 
118
    -- Test 8: fast receiver, 55 Mbit in
119
    test8: spwlink_tb
120
        generic map (
121
            sys_clock_freq  => 20.0e6,
122
            rx_clock_freq   => 30.0e6,
123
            tx_clock_freq   => 20.0e6,
124
            input_rate      => 55.0e6,
125
            tx_clock_div    => 1,
126
            rximpl          => impl_fast,
127
            rxchunk         => 3,
128
            tximpl          => impl_generic,
129
            startwait       => 7 ms );
130
 
131
    -- Test 9: fast receiver, 75 Mbit in
132
    test9: spwlink_tb
133
        generic map (
134
            sys_clock_freq  => 20.0e6,
135
            rx_clock_freq   => 40.0e6,
136
            tx_clock_freq   => 20.0e6,
137
            input_rate      => 75.0e6,
138
            tx_clock_div    => 1,
139
            rximpl          => impl_fast,
140
            rxchunk         => 4,
141
            tximpl          => impl_generic,
142
            startwait       => 8 ms );
143
 
144
    -- Test 10: fast receiver, 75 Mbit in, 100 MHz sample clock
145
    test10: spwlink_tb
146
        generic map (
147
            sys_clock_freq  => 20.0e6,
148
            rx_clock_freq   => 100.0e6,
149
            tx_clock_freq   => 20.0e6,
150
            input_rate      => 75.0e6,
151
            tx_clock_div    => 1,
152
            rximpl          => impl_fast,
153
            rxchunk         => 4,
154
            tximpl          => impl_generic,
155
            startwait       => 9 ms );
156
 
157
    -- Test 11: fast receiver, 2 Mbit in, 100 MHz sample clock
158
    test11: spwlink_tb
159
        generic map (
160
            sys_clock_freq  => 20.0e6,
161
            rx_clock_freq   => 100.0e6,
162
            tx_clock_freq   => 20.0e6,
163
            input_rate      => 2.0e6,
164
            tx_clock_div    => 1,
165
            rximpl          => impl_fast,
166
            rxchunk         => 4,
167
            tximpl          => impl_generic,
168
            startwait       => 10 ms );
169
 
170
    -- Test 12: fast receiver, 67.13 Mbit in, 43 MHz sample clock
171
    test12: spwlink_tb
172
    generic map (
173
            sys_clock_freq  => 20.0e6,
174
            rx_clock_freq   => 43.0e6,
175
            tx_clock_freq   => 20.0e6,
176
            input_rate      => 67.13e6,
177
            tx_clock_div    => 1,
178
            rximpl          => impl_fast,
179
            rxchunk         => 4,
180
            tximpl          => impl_generic,
181
            startwait       => 11 ms );
182
 
183
    -- Test 13: fast transmitter, 39/2 Mbit out
184
    test13: spwlink_tb
185
        generic map (
186
            sys_clock_freq  => 20.0e6,
187
            rx_clock_freq   => 20.0e6,
188
            tx_clock_freq   => 39.0e6,
189
            input_rate      => 10.0e6,
190
            tx_clock_div    => 1,
191
            rximpl          => impl_generic,
192
            rxchunk         => 1,
193
            tximpl          => impl_fast,
194
            startwait       => 12 ms );
195
 
196
    -- Test 14: fast transmitter, 39 Mbit out
197
    test14: spwlink_tb
198
        generic map (
199
            sys_clock_freq  => 20.0e6,
200
            rx_clock_freq   => 20.0e6,
201
            tx_clock_freq   => 39.0e6,
202
            input_rate      => 10.0e6,
203
            tx_clock_div    => 0,
204
            rximpl          => impl_generic,
205
            rxchunk         => 1,
206
            tximpl          => impl_fast,
207
            startwait       => 13 ms );
208
 
209
    -- Test 15: fast transmitter, 80 Mbit out
210
    test15: spwlink_tb
211
        generic map (
212
            sys_clock_freq  => 20.0e6,
213
            rx_clock_freq   => 20.0e6,
214
            tx_clock_freq   => 80.0e6,
215
            input_rate      => 10.0e6,
216
            tx_clock_div    => 0,
217
            rximpl          => impl_generic,
218
            rxchunk         => 1,
219
            tximpl          => impl_fast,
220
            startwait       => 14 ms );
221
 
222
    -- Test 16: fast transmitter, 20/3 Mbit out
223
    test16: spwlink_tb
224
        generic map (
225
            sys_clock_freq  => 20.0e6,
226
            rx_clock_freq   => 20.0e6,
227
            tx_clock_freq   => 20.0e6,
228
            input_rate      => 10.0e6,
229
            tx_clock_div    => 2,
230
            rximpl          => impl_generic,
231
            rxchunk         => 1,
232
            tximpl          => impl_fast,
233
            startwait       => 15 ms );
234
 
235
    -- Test 17: fast transmitter, 80/4 Mbit out
236
    test17: spwlink_tb
237
        generic map (
238
            sys_clock_freq  => 20.0e6,
239
            rx_clock_freq   => 20.0e6,
240
            tx_clock_freq   => 80.0e6,
241
            input_rate      => 10.0e6,
242
            tx_clock_div    => 3,
243
            rximpl          => impl_generic,
244
            rxchunk         => 1,
245
            tximpl          => impl_fast,
246
            startwait       => 16 ms );
247
 
248
    -- Test 18: fast transmitter, 80/5 Mbit out
249
    test18: spwlink_tb
250
        generic map (
251
            sys_clock_freq  => 20.0e6,
252
            rx_clock_freq   => 20.0e6,
253
            tx_clock_freq   => 80.0e6,
254
            input_rate      => 10.0e6,
255
            tx_clock_div    => 4,
256
            rximpl          => impl_generic,
257
            rxchunk         => 1,
258
            tximpl          => impl_fast,
259
            startwait       => 17 ms );
260
 
261
    -- Test 19: fast transmitter, 80/40 Mbit out
262
    test19: spwlink_tb
263
        generic map (
264
            sys_clock_freq  => 20.0e6,
265
            rx_clock_freq   => 20.0e6,
266
            tx_clock_freq   => 80.0e6,
267
            input_rate      => 10.0e6,
268
            tx_clock_div    => 39,
269
            rximpl          => impl_generic,
270
            rxchunk         => 1,
271
            tximpl          => impl_fast,
272
            startwait       => 18 ms );
273
 
274
    -- Test 20: fast transmitter, 200/97 Mbit out
275
    test20: spwlink_tb
276
        generic map (
277
            sys_clock_freq  => 50.0e6,
278
            rx_clock_freq   => 50.0e6,
279
            tx_clock_freq   => 200.0e6,
280
            input_rate      => 10.0e6,
281
            tx_clock_div    => 96,
282
            rximpl          => impl_generic,
283
            rxchunk         => 1,
284
            tximpl          => impl_fast,
285
            startwait       => 19 ms );
286
 
287
    -- Test 21: fast transmitter, 78.5/2 Mbit out
288
    test21: spwlink_tb
289
        generic map (
290
            sys_clock_freq  => 20.0e6,
291
            rx_clock_freq   => 20.0e6,
292
            tx_clock_freq   => 78.5e6,
293
            input_rate      => 10.0e6,
294
            tx_clock_div    => 1,
295
            rximpl          => impl_generic,
296
            rxchunk         => 1,
297
            tximpl          => impl_fast,
298
            startwait       => 20 ms );
299
 
300
    -- Test 22: fast receiver and fast transmitter, 78.5 Mbit out
301
    test22: spwlink_tb
302
        generic map (
303
            sys_clock_freq  => 20.0e6,
304
            rx_clock_freq   => 43.0e6,
305
            tx_clock_freq   => 78.5e6,
306
            input_rate      => 67.13e6,
307
            tx_clock_div    => 0,
308
            rximpl          => impl_fast,
309
            rxchunk         => 4,
310
            tximpl          => impl_fast,
311
            startwait       => 21 ms );
312
 
313
    -- Test 23: fast receiver and fast transmitter, 77.5/2 Mbit out
314
    test23: spwlink_tb
315
        generic map (
316
            sys_clock_freq  => 20.0e6,
317
            rx_clock_freq   => 43.0e6,
318
            tx_clock_freq   => 77.5e6,
319
            input_rate      => 67.13e6,
320
            tx_clock_div    => 1,
321
            rximpl          => impl_fast,
322
            rxchunk         => 4,
323
            tximpl          => impl_fast,
324
            startwait       => 22 ms );
325
 
326
end tb_arch;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.