OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] [spacewiresystemc/] [trunk/] [altera_work/] [spw_fifo_ulight/] [db/] [spw_fifo_ulight_partition_pins.json] - Blame information for rev 40

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 32 redbear 
{
2 
        "partitions" : [
3 
                {
4 
                        "name" : "Top",
5 
                        "pins" : [
6 
                                {
7 40 redbear 
                                        "name" : "LED[5]",
8 32 redbear 
                                        "strict" : false
9 
                                },
10 
                                {
11 40 redbear 
                                        "name" : "dout_a",
12 32 redbear 
                                        "strict" : false
13 
                                },
14 
                                {
15 40 redbear 
                                        "name" : "sout_a",
16 32 redbear 
                                        "strict" : false
17 
                                },
18 
                                {
19 
                                        "name" : "LED[0]",
20 
                                        "strict" : false
21 
                                },
22 
                                {
23 
                                        "name" : "LED[1]",
24 
                                        "strict" : false
25 
                                },
26 
                                {
27 
                                        "name" : "LED[2]",
28 
                                        "strict" : false
29 
                                },
30 
                                {
31 
                                        "name" : "LED[3]",
32 
                                        "strict" : false
33 
                                },
34 
                                {
35 
                                        "name" : "LED[4]",
36 
                                        "strict" : false
37 
                                },
38 
                                {
39 
                                        "name" : "FPGA_CLK1_50",
40 
                                        "strict" : false
41 
                                },
42 
                                {
43 
                                        "name" : "KEY[1]",
44 
                                        "strict" : false
45 
                                },
46 
                                {
47 
                                        "name" : "din_a",
48 
                                        "strict" : false
49 
                                },
50 
                                {
51 
                                        "name" : "sin_a",
52 
                                        "strict" : false
53 
                                }
54 
                        ]
55 
                }
56 
        ]
57 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.