OpenCores
URL https://opencores.org/ocsvn/spacewiresystemc/spacewiresystemc/trunk

Subversion Repositories spacewiresystemc

[/] [spacewiresystemc/] [trunk/] [altera_work/] [spw_fifo_ulight/] [hps_isw_handoff/] [ulight_fifo_hps_0/] [sequencer_auto_ac_init.c] - Blame information for rev 32

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 32 redbear
/*
2
Copyright (C) 2017  Intel Corporation. All rights reserved.
3
 
4
SPDX-License-Identifier:    BSD-3-Clause
5
 
6
Redistribution and use in source and binary forms, with or without
7
modification, are permitted provided that the following conditions are met:
8
    * Redistributions of source code must retain the above copyright
9
      notice, this list of conditions and the following disclaimer.
10
    * Redistributions in binary form must reproduce the above copyright
11
      notice, this list of conditions and the following disclaimer in the
12
      documentation and/or other materials provided with the distribution.
13
    * Neither the name of Intel Corporation nor the
14
      names of its contributors may be used to endorse or promote products
15
      derived from this software without specific prior written permission.
16
 
17
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
18
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
19
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
20
DISCLAIMED. IN NO EVENT SHALL ALTERA CORPORATION BE LIABLE FOR ANY
21
DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
22
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
23
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
24
ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
25
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
26
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27
*/
28
#include "sequencer_defines.h"
29
#include "alt_types.h"
30
#if HCX_COMPAT_MODE || ENABLE_INST_ROM_WRITE
31
const alt_u32 ac_rom_init_size = 36;
32
const alt_u32 ac_rom_init[36] =
33
{
34
        0x20700000,
35
        0x20780000,
36
        0x10080231,
37
        0x10080330,
38
        0x10090000,
39
        0x100a0008,
40
        0x100b0000,
41
        0x10380400,
42
        0x10080249,
43
        0x100802c8,
44
        0x100a0000,
45
        0x10090010,
46
        0x100b0000,
47
        0x30780000,
48
        0x38780000,
49
        0x30780000,
50
        0x10680000,
51
        0x106b0000,
52
        0x10280400,
53
        0x10480000,
54
        0x1c980000,
55
        0x1c9b0000,
56
        0x1c980008,
57
        0x1c9b0008,
58
        0x38f80000,
59
        0x3cf80000,
60
        0x38780000,
61
        0x18180000,
62
        0x18980000,
63
        0x13580000,
64
        0x135b0000,
65
        0x13580008,
66
        0x135b0008,
67
        0x33780000,
68
        0x10580008,
69
        0x10780000
70
};
71
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.