| 1 |
32 |
redbear |
Assembler report for spw_fifo_ulight
|
| 2 |
|
|
Thu Aug 24 22:41:24 2017
|
| 3 |
|
|
Quartus Prime Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
|
|
---------------------
|
| 7 |
|
|
; Table of Contents ;
|
| 8 |
|
|
---------------------
|
| 9 |
|
|
1. Legal Notice
|
| 10 |
|
|
2. Assembler Summary
|
| 11 |
|
|
3. Assembler Settings
|
| 12 |
|
|
4. Assembler Generated Files
|
| 13 |
|
|
5. Assembler Device Options: spw_fifo_ulight.sof
|
| 14 |
|
|
6. Assembler Messages
|
| 15 |
|
|
|
| 16 |
|
|
|
| 17 |
|
|
|
| 18 |
|
|
----------------
|
| 19 |
|
|
; Legal Notice ;
|
| 20 |
|
|
----------------
|
| 21 |
|
|
Copyright (C) 2017 Intel Corporation. All rights reserved.
|
| 22 |
|
|
Your use of Intel Corporation's design tools, logic functions
|
| 23 |
|
|
and other software and tools, and its AMPP partner logic
|
| 24 |
|
|
functions, and any output files from any of the foregoing
|
| 25 |
|
|
(including device programming or simulation files), and any
|
| 26 |
|
|
associated documentation or information are expressly subject
|
| 27 |
|
|
to the terms and conditions of the Intel Program License
|
| 28 |
|
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
| 29 |
|
|
the Intel MegaCore Function License Agreement, or other
|
| 30 |
|
|
applicable license agreement, including, without limitation,
|
| 31 |
|
|
that your use is for the sole purpose of programming logic
|
| 32 |
|
|
devices manufactured by Intel and sold by Intel or its
|
| 33 |
|
|
authorized distributors. Please refer to the applicable
|
| 34 |
|
|
agreement for further details.
|
| 35 |
|
|
|
| 36 |
|
|
|
| 37 |
|
|
|
| 38 |
|
|
+---------------------------------------------------------------+
|
| 39 |
|
|
; Assembler Summary ;
|
| 40 |
|
|
+-----------------------+---------------------------------------+
|
| 41 |
|
|
; Assembler Status ; Successful - Thu Aug 24 22:41:24 2017 ;
|
| 42 |
|
|
; Revision Name ; spw_fifo_ulight ;
|
| 43 |
|
|
; Top-level Entity Name ; SPW_ULIGHT_FIFO ;
|
| 44 |
|
|
; Family ; Cyclone V ;
|
| 45 |
|
|
; Device ; 5CSEMA4U23C6 ;
|
| 46 |
|
|
+-----------------------+---------------------------------------+
|
| 47 |
|
|
|
| 48 |
|
|
|
| 49 |
|
|
+----------------------------------+
|
| 50 |
|
|
; Assembler Settings ;
|
| 51 |
|
|
+--------+---------+---------------+
|
| 52 |
|
|
; Option ; Setting ; Default Value ;
|
| 53 |
|
|
+--------+---------+---------------+
|
| 54 |
|
|
|
| 55 |
|
|
|
| 56 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------+
|
| 57 |
|
|
; Assembler Generated Files ;
|
| 58 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------+
|
| 59 |
|
|
; File Name ;
|
| 60 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------+
|
| 61 |
|
|
; /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/output_files/spw_fifo_ulight.sof ;
|
| 62 |
|
|
+---------------------------------------------------------------------------------------------------------------------------------------+
|
| 63 |
|
|
|
| 64 |
|
|
|
| 65 |
|
|
+-----------------------------------------------+
|
| 66 |
|
|
; Assembler Device Options: spw_fifo_ulight.sof ;
|
| 67 |
|
|
+----------------+------------------------------+
|
| 68 |
|
|
; Option ; Setting ;
|
| 69 |
|
|
+----------------+------------------------------+
|
| 70 |
|
|
; JTAG usercode ; 0x00AD1064 ;
|
| 71 |
|
|
; Checksum ; 0x00AD1064 ;
|
| 72 |
|
|
+----------------+------------------------------+
|
| 73 |
|
|
|
| 74 |
|
|
|
| 75 |
|
|
+--------------------+
|
| 76 |
|
|
; Assembler Messages ;
|
| 77 |
|
|
+--------------------+
|
| 78 |
|
|
Info: *******************************************************************
|
| 79 |
|
|
Info: Running Quartus Prime Assembler
|
| 80 |
|
|
Info: Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition
|
| 81 |
|
|
Info: Processing started: Thu Aug 24 22:41:08 2017
|
| 82 |
|
|
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off spw_fifo_ulight -c spw_fifo_ulight
|
| 83 |
|
|
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
|
| 84 |
|
|
Info (115030): Assembler is generating device programming files
|
| 85 |
|
|
Info (11878): Hard Processor Subsystem configuration has not changed and a Preloader software update is not required
|
| 86 |
|
|
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
|
| 87 |
|
|
Info: Peak virtual memory: 1026 megabytes
|
| 88 |
|
|
Info: Processing ended: Thu Aug 24 22:41:24 2017
|
| 89 |
|
|
Info: Elapsed time: 00:00:16
|
| 90 |
|
|
Info: Total CPU time (on all processors): 00:00:10
|
| 91 |
|
|
|
| 92 |
|
|
|
