OpenCores
URL https://opencores.org/ocsvn/sparc64soc/sparc64soc/trunk

Subversion Repositories sparc64soc

[/] [sparc64soc/] [trunk/] [T1-FPU/] [fpu_cnt_lead0_lvl1.v] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dmitryr
// ========== Copyright Header Begin ==========================================
2
// 
3
// OpenSPARC T1 Processor File: fpu_cnt_lead0_lvl1.v
4
// Copyright (c) 2006 Sun Microsystems, Inc.  All Rights Reserved.
5
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES.
6
// 
7
// The above named program is free software; you can redistribute it and/or
8
// modify it under the terms of the GNU General Public
9
// License version 2 as published by the Free Software Foundation.
10
// 
11
// The above named program is distributed in the hope that it will be 
12
// useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
13
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
14
// General Public License for more details.
15
// 
16
// You should have received a copy of the GNU General Public
17
// License along with this work; if not, write to the Free Software
18
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
19
// 
20
// ========== Copyright Header End ============================================
21
///////////////////////////////////////////////////////////////////////////////
22
//
23
//      Lowest level of lead 0 counters.  Lead 0 count for 4 bits.
24
//
25
///////////////////////////////////////////////////////////////////////////////
26
 
27
module fpu_cnt_lead0_lvl1 (
28
        din,
29
 
30
        din_3_0_eq_0,
31
        din_3_2_eq_0,
32
        lead0_4b_0
33
);
34
 
35
 
36
input [3:0]      din;                    // data for lead 0 count bits[3:0]
37
 
38
output          din_3_0_eq_0;           // data in[3:0] is zero
39
output          din_3_2_eq_0;           // data in[3:2] is zero
40
output          lead0_4b_0;             // bit[0] of lead 0 count
41
 
42
 
43
wire            din_3_0_eq_0;
44
wire            din_3_2_eq_0;
45
wire            lead0_4b_0;
46
 
47
 
48
assign din_3_0_eq_0= (!(|din[3:0]));
49
 
50
assign din_3_2_eq_0= (!(|din[3:2]));
51
 
52
assign lead0_4b_0= ((!din_3_2_eq_0) && (!din[3]))
53
                || (din_3_2_eq_0 && (!din[1]));
54
 
55
endmodule
56
 
57
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.