OpenCores
URL https://opencores.org/ocsvn/spi_master_slave/spi_master_slave/trunk

Subversion Repositories spi_master_slave

[/] [spi_master_slave/] [trunk/] [syn/] [spi_master_atlys_top.twr] - Blame information for rev 24

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 20 jdoin
--------------------------------------------------------------------------------
2
Release 13.1 Trace  (nt)
3
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
4
 
5
C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
6
3 -fastpaths -xml spi_master_atlys_top.twx spi_master_atlys_top.ncd -o
7
spi_master_atlys_top.twr spi_master_atlys_top.pcf -ucf spi_master_atlys.ucf
8
 
9
Design file:              spi_master_atlys_top.ncd
10
Physical constraint file: spi_master_atlys_top.pcf
11
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.18 2011-04-07)
12
Report level:             verbose report
13
 
14
Environment Variable      Effect
15
--------------------      ------
16
NONE                      No environment variables were set
17
--------------------------------------------------------------------------------
18
 
19
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
20
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
21
   option. All paths that are not constrained will be reported in the
22
   unconstrained paths section(s) of the report.
23
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on
24
   a 50 Ohm transmission line loading model.  For the details of this model,
25
   and for more information on accounting for different loading conditions,
26
   please see the device datasheet.
27
 
28
 
29
 
30
Data Sheet report:
31
-----------------
32
All values displayed in nanoseconds (ns)
33
 
34 24 jdoin
Setup/Hold to clock pclk_i
35 20 jdoin
------------+------------+------------+------------+------------+------------------+--------+
36
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
37
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
38
------------+------------+------------+------------+------------+------------------+--------+
39 24 jdoin
btn_i<0>    |    3.281(R)|      SLOW  |   -1.883(R)|      FAST  |pclk_i_BUFGP      |   0.000|
40
btn_i<1>    |    2.636(R)|      SLOW  |   -1.373(R)|      FAST  |pclk_i_BUFGP      |   0.000|
41
btn_i<2>    |    2.349(R)|      SLOW  |   -1.227(R)|      FAST  |pclk_i_BUFGP      |   0.000|
42
btn_i<3>    |    2.429(R)|      SLOW  |   -1.296(R)|      FAST  |pclk_i_BUFGP      |   0.000|
43
btn_i<4>    |    2.683(R)|      SLOW  |   -1.357(R)|      FAST  |pclk_i_BUFGP      |   0.000|
44
btn_i<5>    |    2.506(R)|      SLOW  |   -1.310(R)|      FAST  |pclk_i_BUFGP      |   0.000|
45
sw_i<0>     |    4.238(R)|      SLOW  |   -2.204(R)|      FAST  |pclk_i_BUFGP      |   0.000|
46
sw_i<1>     |    5.454(R)|      SLOW  |   -2.988(R)|      FAST  |pclk_i_BUFGP      |   0.000|
47
sw_i<2>     |    5.564(R)|      SLOW  |   -3.092(R)|      FAST  |pclk_i_BUFGP      |   0.000|
48
sw_i<3>     |    4.954(R)|      SLOW  |   -2.667(R)|      FAST  |pclk_i_BUFGP      |   0.000|
49
sw_i<4>     |    3.356(R)|      SLOW  |   -1.807(R)|      FAST  |pclk_i_BUFGP      |   0.000|
50
sw_i<5>     |    3.819(R)|      SLOW  |   -2.067(R)|      FAST  |pclk_i_BUFGP      |   0.000|
51
sw_i<6>     |    3.504(R)|      SLOW  |   -1.935(R)|      FAST  |pclk_i_BUFGP      |   0.000|
52
sw_i<7>     |    4.898(R)|      SLOW  |   -2.712(R)|      FAST  |pclk_i_BUFGP      |   0.000|
53 20 jdoin
------------+------------+------------+------------+------------+------------------+--------+
54
 
55 24 jdoin
Clock pclk_i to Pad
56 20 jdoin
------------+-----------------+------------+-----------------+------------+------------------+--------+
57
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
58
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
59
------------+-----------------+------------+-----------------+------------+------------------+--------+
60 24 jdoin
dbg_o<4>    |        10.259(R)|      SLOW  |         4.367(R)|      FAST  |pclk_i_BUFGP      |   0.000|
61
dbg_o<5>    |        10.673(R)|      SLOW  |         4.584(R)|      FAST  |pclk_i_BUFGP      |   0.000|
62
dbg_o<7>    |        11.287(R)|      SLOW  |         4.943(R)|      FAST  |pclk_i_BUFGP      |   0.000|
63
dbg_o<8>    |        10.559(R)|      SLOW  |         4.549(R)|      FAST  |pclk_i_BUFGP      |   0.000|
64
dbg_o<9>    |        11.050(R)|      SLOW  |         4.864(R)|      FAST  |pclk_i_BUFGP      |   0.000|
65
dbg_o<11>   |        11.417(R)|      SLOW  |         5.029(R)|      FAST  |pclk_i_BUFGP      |   0.000|
66
led_o<0>    |        10.269(R)|      SLOW  |         4.340(R)|      FAST  |pclk_i_BUFGP      |   0.000|
67
led_o<1>    |        10.286(R)|      SLOW  |         4.343(R)|      FAST  |pclk_i_BUFGP      |   0.000|
68
led_o<2>    |        10.086(R)|      SLOW  |         4.243(R)|      FAST  |pclk_i_BUFGP      |   0.000|
69
led_o<3>    |         9.662(R)|      SLOW  |         4.013(R)|      FAST  |pclk_i_BUFGP      |   0.000|
70
led_o<4>    |        10.628(R)|      SLOW  |         4.638(R)|      FAST  |pclk_i_BUFGP      |   0.000|
71
led_o<5>    |        16.982(R)|      SLOW  |         8.242(R)|      FAST  |pclk_i_BUFGP      |   0.000|
72
led_o<6>    |        11.879(R)|      SLOW  |         5.270(R)|      FAST  |pclk_i_BUFGP      |   0.000|
73
led_o<7>    |        11.522(R)|      SLOW  |         5.043(R)|      FAST  |pclk_i_BUFGP      |   0.000|
74
spi_miso_o  |        12.331(R)|      SLOW  |         5.494(R)|      FAST  |pclk_i_BUFGP      |   0.000|
75
spi_mosi_o  |        13.082(R)|      SLOW  |         5.597(R)|      FAST  |pclk_i_BUFGP      |   0.000|
76 20 jdoin
------------+-----------------+------------+-----------------+------------+------------------+--------+
77
 
78 24 jdoin
Clock sclk_i to Pad
79
------------+-----------------+------------+-----------------+------------+------------------+--------+
80
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
81
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
82
------------+-----------------+------------+-----------------+------------+------------------+--------+
83
dbg_o<10>   |        10.866(R)|      SLOW  |         4.745(R)|      FAST  |sclk_i_BUFGP      |   0.000|
84
m_do_o<0>   |         9.804(R)|      SLOW  |         4.076(R)|      FAST  |sclk_i_BUFGP      |   0.000|
85
m_do_o<1>   |        10.049(R)|      SLOW  |         4.245(R)|      FAST  |sclk_i_BUFGP      |   0.000|
86
m_do_o<2>   |         9.996(R)|      SLOW  |         4.197(R)|      FAST  |sclk_i_BUFGP      |   0.000|
87
m_do_o<3>   |        10.252(R)|      SLOW  |         4.438(R)|      FAST  |sclk_i_BUFGP      |   0.000|
88
m_do_o<4>   |        10.157(R)|      SLOW  |         4.402(R)|      FAST  |sclk_i_BUFGP      |   0.000|
89
m_do_o<5>   |        10.068(R)|      SLOW  |         4.306(R)|      FAST  |sclk_i_BUFGP      |   0.000|
90
m_do_o<6>   |        10.140(R)|      SLOW  |         4.388(R)|      FAST  |sclk_i_BUFGP      |   0.000|
91
m_do_o<7>   |         9.935(R)|      SLOW  |         4.259(R)|      FAST  |sclk_i_BUFGP      |   0.000|
92
m_state_o<0>|        12.092(R)|      SLOW  |         5.558(R)|      FAST  |sclk_i_BUFGP      |   0.000|
93
m_state_o<1>|        11.789(R)|      SLOW  |         5.330(R)|      FAST  |sclk_i_BUFGP      |   0.000|
94
m_state_o<2>|        12.048(R)|      SLOW  |         5.490(R)|      FAST  |sclk_i_BUFGP      |   0.000|
95
m_state_o<3>|        12.089(R)|      SLOW  |         5.504(R)|      FAST  |sclk_i_BUFGP      |   0.000|
96
spi_mosi_o  |        13.069(R)|      SLOW  |         5.577(R)|      FAST  |sclk_i_BUFGP      |   0.000|
97
spi_sck_o   |        11.491(R)|      SLOW  |         5.149(R)|      FAST  |sclk_i_BUFGP      |   0.000|
98
spi_ssel_o  |        12.854(R)|      SLOW  |         5.864(R)|      FAST  |sclk_i_BUFGP      |   0.000|
99
------------+-----------------+------------+-----------------+------------+------------------+--------+
100
 
101
Clock to Setup on destination clock pclk_i
102 20 jdoin
---------------+---------+---------+---------+---------+
103
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
104
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
105
---------------+---------+---------+---------+---------+
106 24 jdoin
pclk_i         |    5.916|         |         |         |
107
sclk_i         |    4.466|         |         |         |
108 20 jdoin
---------------+---------+---------+---------+---------+
109
 
110 24 jdoin
Clock to Setup on destination clock sclk_i
111
---------------+---------+---------+---------+---------+
112
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
113
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
114
---------------+---------+---------+---------+---------+
115
pclk_i         |    3.370|         |         |         |
116
sclk_i         |    3.391|         |         |         |
117
---------------+---------+---------+---------+---------+
118 20 jdoin
 
119 24 jdoin
 
120
Analysis completed Thu Sep 01 13:07:46 2011
121 20 jdoin
--------------------------------------------------------------------------------
122
 
123
Trace Settings:
124
-------------------------
125
Trace Settings
126
 
127 24 jdoin
Peak Memory Usage: 180 MB
128 20 jdoin
 
129
 
130
 

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.