OpenCores
URL https://opencores.org/ocsvn/spiadc/spiadc/trunk

Subversion Repositories spiadc

[/] [spiadc/] [trunk/] [AdcRecv.bsf] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 AlexRayne
/*
2
WARNING: Do NOT edit the input and output ports in this file in a text
3
editor if you plan to continue editing the block that represents it in
4
the Block Editor! File corruption is VERY likely to occur.
5
*/
6
/*
7
Copyright (C) 1991-2008 Altera Corporation
8
Your use of Altera Corporation's design tools, logic functions
9
and other software and tools, and its AMPP partner logic
10
functions, and any output files from any of the foregoing
11
(including device programming or simulation files), and any
12
associated documentation or information are expressly subject
13
to the terms and conditions of the Altera Program License
14
Subscription Agreement, Altera MegaCore Function License
15
Agreement, or other applicable license agreement, including,
16
without limitation, that your use is for the sole purpose of
17
programming logic devices manufactured by Altera and sold by
18
Altera or its authorized distributors.  Please refer to the
19
applicable agreement for further details.
20
*/
21
(header "symbol" (version "1.1"))
22
(symbol
23
        (rect 16 16 216 176)
24
        (text "AdcRecv" (rect 5 0 51 12)(font "Arial" ))
25
        (text "inst" (rect 8 144 25 156)(font "Arial" ))
26
        (port
27
                (pt 0 32)
28
                (input)
29
                (text "CLK" (rect 0 0 21 12)(font "Arial" ))
30
                (text "CLK" (rect 21 27 42 39)(font "Arial" ))
31
                (line (pt 0 32)(pt 16 32)(line_width 1))
32
        )
33
        (port
34
                (pt 0 48)
35
                (input)
36
                (text "Start" (rect 0 0 23 12)(font "Arial" ))
37
                (text "Start" (rect 21 43 44 55)(font "Arial" ))
38
                (line (pt 0 48)(pt 16 48)(line_width 1))
39
        )
40
        (port
41
                (pt 0 64)
42
                (input)
43
                (text "ContinueStart" (rect 0 0 67 12)(font "Arial" ))
44
                (text "ContinueStart" (rect 21 59 88 71)(font "Arial" ))
45
                (line (pt 0 64)(pt 16 64)(line_width 1))
46
        )
47
        (port
48
                (pt 0 80)
49
                (input)
50
                (text "ShutDown" (rect 0 0 49 12)(font "Arial" ))
51
                (text "ShutDown" (rect 21 75 70 87)(font "Arial" ))
52
                (line (pt 0 80)(pt 16 80)(line_width 1))
53
        )
54
        (port
55
                (pt 0 96)
56
                (input)
57
                (text "reset" (rect 0 0 24 12)(font "Arial" ))
58
                (text "reset" (rect 21 91 45 103)(font "Arial" ))
59
                (line (pt 0 96)(pt 16 96)(line_width 1))
60
        )
61
        (port
62
                (pt 0 112)
63
                (input)
64
                (text "SDI" (rect 0 0 18 12)(font "Arial" ))
65
                (text "SDI" (rect 21 107 39 119)(font "Arial" ))
66
                (line (pt 0 112)(pt 16 112)(line_width 1))
67
        )
68
        (port
69
                (pt 200 32)
70
                (output)
71
                (text "SCK" (rect 0 0 22 12)(font "Arial" ))
72
                (text "SCK" (rect 157 27 179 39)(font "Arial" ))
73
                (line (pt 200 32)(pt 184 32)(line_width 1))
74
        )
75
        (port
76
                (pt 200 48)
77
                (output)
78
                (text "nSS" (rect 0 0 20 12)(font "Arial" ))
79
                (text "nSS" (rect 159 43 179 55)(font "Arial" ))
80
                (line (pt 200 48)(pt 184 48)(line_width 1))
81
        )
82
        (port
83
                (pt 200 64)
84
                (output)
85
                (text "DQ[datalen-1..0]" (rect 0 0 81 12)(font "Arial" ))
86
                (text "DQ[datalen-1..0]" (rect 98 59 179 71)(font "Arial" ))
87
                (line (pt 200 64)(pt 184 64)(line_width 3))
88
        )
89
        (port
90
                (pt 200 80)
91
                (output)
92
                (text "Ready" (rect 0 0 33 12)(font "Arial" ))
93
                (text "Ready" (rect 146 75 179 87)(font "Arial" ))
94
                (line (pt 200 80)(pt 184 80)(line_width 1))
95
        )
96
        (port
97
                (pt 200 96)
98
                (output)
99
                (text "Shift" (rect 0 0 23 12)(font "Arial" ))
100
                (text "Shift" (rect 156 91 179 103)(font "Arial" ))
101
                (line (pt 200 96)(pt 184 96)(line_width 1))
102
        )
103 3 AlexRayne
        (port
104
                (pt 200 112)
105
                (output)
106
                (text "Sleeping" (rect 0 0 41 12)(font "Arial" ))
107
                (text "Sleeping" (rect 138 107 179 119)(font "Arial" ))
108
                (line (pt 200 112)(pt 184 112)(line_width 1))
109
        )
110 2 AlexRayne
        (parameter
111
                "SPILen"
112
                "16"
113
                ""
114
                (type "PARAMETER_SIGNED_DEC")   )
115
        (parameter
116
                "DataLen"
117
                "16"
118
                ""
119
                (type "PARAMETER_SIGNED_DEC")   )
120
        (parameter
121
                "DataOffset"
122
                "0"
123
                ""
124
                (type "PARAMETER_SIGNED_DEC")   )
125
        (parameter
126
                "SDLen"
127
                "1"
128
                ""
129
                (type "PARAMETER_SIGNED_DEC")   )
130
        (parameter
131
                "SDMax"
132
                "10"
133
                ""
134
                (type "PARAMETER_SIGNED_DEC")   )
135
        (parameter
136
                "QuietLen"
137
                "1"
138
                ""
139
                (type "PARAMETER_SIGNED_DEC")   )
140
        (drawing
141
                (rectangle (rect 16 16 184 144)(line_width 1))
142
        )
143
        (annotation_block (parameter)(rect 216 -64 316 16))
144
)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.