OpenCores
URL https://opencores.org/ocsvn/steelcore/steelcore/trunk

Subversion Repositories steelcore

[/] [docs/] [index.md] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 11 rafaelcalc

2
  
3

4
 
5
# Overview
6
 
7
## Introduction
8
 
9
Steel is a microprocessor core that implements the RV32I and Zicsr instruction sets of the RISC-V specifications. It is designed to be easy to use and targeted for embedded systems projects.
10
 
11
## Key features
12
 
13
* Simple and easy to use
14
* Implements the RV32I base instruction set + Zicsr extension + M-mode privileged architecture
15
* 3 pipeline stages, single-issue
16
* Hardware described in Verilog
17
* Full documentation
18
* Passed all RISC-V Compliance Suite tests for the RV32I and Zicsr instruction sets
19
* 1.36 CoreMarks/MHz
20
 
21
## Licensing
22
 
23
Steel is distributed under the [MIT License](https://en.wikipedia.org/wiki/MIT_License). The license text is reproduced in the `LICENCE.md` file. Read it carefully and make sure you understand its terms before using Steel in your projects.
24
 
25
## Specifications
26
 
27
Steel aims to be compliant with the following versions of the RISC-V specifications:
28
 
29
* Base ISA RV32I version **2.1**
30
* Zicsr extension version **2.0**
31
* Machine ISA version **1.11**
32
 
33
## GitHub repo
34
 
35
Steel files and documentation are available at GitHub ([github.com/rafaelcalcada/steel-core](https://github.com/rafaelcalcada/steel-core)).

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.