OpenCores
URL https://opencores.org/ocsvn/systemverilog-uart16550/systemverilog-uart16550/trunk

Subversion Repositories systemverilog-uart16550

[/] [systemverilog-uart16550/] [trunk/] [rtl/] [fifo_package.sv] - Blame information for rev 3

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 hiroshi
/* *****************************************************************************
2
   * title:         uart_16550_rll module                                      *
3
   * description:   RS232 Protocol 16550D uart (mostly supported)              *
4
   * languages:     systemVerilog                                              *
5
   *                                                                           *
6
   * Copyright (C) 2010 miyagi.hiroshi                                         *
7
   *                                                                           *
8
   * This library is free software; you can redistribute it and/or             *
9
   * modify it under the terms of the GNU Lesser General Public                *
10
   * License as published by the Free Software Foundation; either              *
11
   * version 2.1 of the License, or (at your option) any later version.        *
12
   *                                                                           *
13
   * This library is distributed in the hope that it will be useful,           *
14
   * but WITHOUT ANY WARRANTY; without even the implied warranty of            *
15
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU         *
16
   * Lesser General Public License for more details.                           *
17
   *                                                                           *
18
   * You should have received a copy of the GNU Lesser General Public          *
19
   * License along with this library; if not, write to the Free Software       *
20
   * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111*1307  USA *
21
   *                                                                           *
22
   *         ***  GNU LESSER GENERAL PUBLIC LICENSE  ***                       *
23
   *           from http://www.gnu.org/licenses/lgpl.txt                       *
24
   *****************************************************************************
25
   *                            redleaflogic,ltd                               *
26
   *                    miyagi.hiroshi@redleaflogic.biz                        *
27
   *          $Id: fifo_package.sv 108 2010-03-30 02:56:26Z hiroshi $         *
28
   ***************************************************************************** */
29
 
30
package fifo_package ;
31
`ifdef SYN
32
 /* empty */
33
`else
34
   timeunit      1ps ;
35
   timeprecision 1ps ;
36
`endif
37
   // -- read for manual -> 4.4 FIFO Control Register (FCR)
38
   // -- almost trgger level --
39
   localparam LEVEL_1 = 5'h1 ;
40
   localparam LEVEL_2 = 5'h4 ;
41
   localparam LEVEL_3 = 5'h8 ;
42
   localparam LEVEL_4 = 5'hE ;
43
 
44
   typedef  struct {
45
                     logic [10:0] mem [0:15] ;
46
                     logic [0:0]  err [0:15] ;
47
                     logic [3:0]  write_pointer ;
48
                     logic [3:0]  read_pointer ;
49
                     logic        full ;
50
                     logic        almost_full ;
51
                     logic        empty ;
52
                     } u_fifo_t ;
53
 
54
endpackage : fifo_package

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.