OpenCores
URL https://opencores.org/ocsvn/systemverilog-uart16550/systemverilog-uart16550/trunk

Subversion Repositories systemverilog-uart16550

[/] [systemverilog-uart16550/] [trunk/] [rtl/] [uart_package.sv] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 hiroshi
/* *****************************************************************************
2
   * title:         uart_16550_rll module                                      *
3
   * description:   RS232 Protocol 16550D uart (mostly supported)              *
4
   * languages:     systemVerilog                                              *
5
   *                                                                           *
6
   * Copyright (C) 2010 miyagi.hiroshi                                         *
7
   *                                                                           *
8
   * This library is free software; you can redistribute it and/or             *
9
   * modify it under the terms of the GNU Lesser General Public                *
10
   * License as published by the Free Software Foundation; either              *
11
   * version 2.1 of the License, or (at your option) any later version.        *
12
   *                                                                           *
13
   * This library is distributed in the hope that it will be useful,           *
14
   * but WITHOUT ANY WARRANTY; without even the implied warranty of            *
15
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU         *
16
   * Lesser General Public License for more details.                           *
17
   *                                                                           *
18
   * You should have received a copy of the GNU Lesser General Public          *
19
   * License along with this library; if not, write to the Free Software       *
20
   * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111*1307  USA *
21
   *                                                                           *
22
   *         ***  GNU LESSER GENERAL PUBLIC LICENSE  ***                       *
23
   *           from http://www.gnu.org/licenses/lgpl.txt                       *
24
   *****************************************************************************
25
   *                            redleaflogic,ltd                               *
26
   *                    miyagi.hiroshi@redleaflogic.biz                        *
27
   *          $Id: uart_package.sv 108 2010-03-30 02:56:26Z hiroshi $         *
28
   ***************************************************************************** */
29
 
30
package uart_package ;
31
`ifdef SYN
32
 /* empty */
33
`else
34
   timeunit      1ps ;
35
   timeprecision 1ps ;
36
`endif
37
 
38
   localparam   UART_RXD               =  'h0 ;
39
   localparam   UART_TXD               =  'h0 ;
40
   localparam   UART_INTERRUPT_ENABLE  =  'h1 ;
41
   localparam   UART_INTERRUPT_IDENT   =  'h2 ;
42
   localparam   UART_FIFO_CONTROL      =  'h2 ;
43
   localparam   UART_LINE_CONTROL      =  'h3 ;
44
   localparam   UART_MODEM_CONTROL     =  'h4 ;
45
   localparam   UART_LINE_STATUS       =  'h5 ;
46
   localparam   UART_MODEM_STATUS      =  'h6 ;
47
   localparam   UART_SCRATCH           =  'h7 ;
48
   localparam   UART_BAUD              =  'h0 ;
49
 
50
typedef enum logic [3:0] {
51
                          IDLE,
52
                          TIMEOUT,
53
                          STOP,
54
                          START,
55
                          SEL_0,
56
                          SEL_1,
57
                          SEL_2,
58
                          SEL_3,
59
                          SEL_4,
60
                          SEL_5,
61
                          SEL_6,
62
                          DATA_END,
63
                          PARITY
64
                          } codec_state_t ;
65
 
66
// -- read for manual - 4.5 Line Control Register (LCR) --
67
typedef enum logic [1:0] {
68
                          CHAR_8_BIT   = 2'b11,
69
                          CHAR_7_BIT   = 2'b10,
70
                          CHAR_6_BIT   = 2'b01,
71
                          CHAR_5_BIT   = 2'b00
72
                          } char_length_t ;
73
 
74
// -- read for manual - 4.3 Interrupt Identification Register (IIR) --
75
typedef enum logic [3:0] {
76
                          REC_LINE_STATUS     = 4'b0110,
77
                          REC_DATA_AVAILABLE  = 4'b0100,
78
                          TIME_OUT            = 4'b1100,
79
                          TRANS_REG_EMPTY     = 4'b0010,
80
                          MODEM_STATUS        = 4'b0000,
81
                          NO_INTERRUPT        = 4'b0001   // -- bit 0 -> "1" no interrupt pending
82
                          } interrupt_identification_t ;
83
 
84
typedef struct packed {
85
                       logic [3:0] ignored_74_bit ;
86
                       logic modem_status ;
87
                       logic rec_line_status ;
88
                       logic trans_holding_reg_empty ;
89
                       logic rec_data_available ;
90
                       } interrupt_enable_reg_t ;
91
 
92
typedef struct packed {
93
                       logic [3:0] ignored_74_value_hC ;
94
                       interrupt_identification_t  interrupt_identification ;
95
                       } interrupt_identification_reg_t ;
96
 
97
typedef struct packed {
98
                       logic modem_status ;
99
                       logic transmitter_holding_register_empty ;
100
                       logic timeout_indication ;
101
                       logic receiver_data_available ;
102
                       logic receiver_line_status ;
103
                       } interrupt_pending_reg_t ;
104
 
105
// -- read for manual - 4.4 FIFO Control Register (FCR) --
106
typedef enum logic [1:0] {
107
                          BYTE_1  = 2'b00,
108
                          BYTE_4  = 2'b01,
109
                          BYTE_8  = 2'b10,
110
                          BYTE_14 = 2'b11
111
                          } define_fifo_trigger_level_t ;
112
 
113
typedef struct packed {
114
                       define_fifo_trigger_level_t define_fifo_trigger_level ;
115
                       logic [2:0]                 ignored_53_bit ;
116
                       logic                       transmitter_fifo_reset ;
117
                       logic                       receiver_fifo_reset ;
118
                       logic                       ignored_0_bit ;
119
                       } fifo_control_reg_t ;
120
 
121
typedef struct packed {
122
                       logic         divisor_access ;
123
                       logic         break_control_bit ;
124
                       logic         stick_parity ;
125
                       logic         even_parity ;
126
                       logic         parity_enable ;
127
                       logic         stop_bit_count ;
128
                       char_length_t char_length ;
129
                       } line_control_reg_t ;
130
 
131
typedef struct packed {
132
                       logic [2:0]  ignored_75_bit ;
133
                       logic loopback ;
134
                       logic out2 ;
135
                       logic out1 ;
136
                       logic rts ;
137
                       logic dtr ;
138
                       } modem_control_reg_t ;
139
 
140
typedef struct packed {
141
                       logic        all_error ;
142
                       logic        trans_empty ;
143
                       logic        trans_fifo_empty ;
144
                       logic        break_intr ;
145
                       logic        framing_err ;
146
                       logic        parity_err ;
147
                       logic        overrun_err ;
148
                       logic        data_ready ;
149
                       } line_status_reg_t ;
150
 
151
typedef struct packed {
152
                       logic dcd ;
153
                       logic ri ;
154
                       logic dsr ;
155
                       logic cts ;
156
                       logic dcd_indicator ;
157
                       logic ri_indicator ;
158
                       logic dsr_indicator ;
159
                       logic cts_indicator ;
160
                       } modem_status_reg_t ;
161
 
162
typedef struct packed{
163
                      interrupt_enable_reg_t          interrupt_enable_reg ;
164
                      interrupt_identification_reg_t  interrupt_ident_reg ;
165
                      fifo_control_reg_t              fifo_control_reg ;
166
                      modem_control_reg_t             modem_control_reg ;
167
                      line_control_reg_t              line_control_reg ;
168
                      line_status_reg_t               line_status_reg ;
169
                      modem_status_reg_t              modem_status_reg ;
170
                      interrupt_pending_reg_t         interrupt_pending_reg ;
171
                      logic [7:0]                     scratch_reg ;
172
                      logic [7:0]                     baud_reg ;
173
                      } u_reg_t ;
174
 
175
typedef struct packed{
176
                      logic [7:0]   data_r ;
177
                      logic         start ;
178
                      logic         line ;
179
                      logic         framing_err ;
180
                      logic         parity_err ;
181
                      logic         break_err ;
182
                      codec_state_t state ;
183
                      } u_codec_t ;
184
endpackage : uart_package
185
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.