OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] [t400/] [trunk/] [sw/] [verif/] [black_box/] [inil/] [test.asm] - Blame information for rev 179

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 51 arniml
        ;; *******************************************************************
2 179 arniml
        ;; $Id: test.asm 179 2009-04-01 19:48:38Z arniml $
3 51 arniml
        ;;
4
        ;; Checks the INIL instruction.
5
        ;;
6
 
7
        ;; the cpu type is defined on asl's command line
8
 
9
        org     0x00
10
        clra
11
 
12
        ;; check reset level of latches
13
        inil
14
        x       0
15
        skmbz   3
16
        jmp     fail
17 59 arniml
        skmbz   2               ; CKO
18
        jmp     fail
19 51 arniml
        skmbz   0
20
        jmp     fail
21
 
22
 
23
        ;; set IN to 0xf and recheck levels
24
        ogi     0xf
25
        nop
26
        nop
27
        inil
28
        x       0
29
        skmbz   3
30
        jmp     fail
31 59 arniml
        skmbz   2               ; CKO
32
        jp      +
33 51 arniml
        jmp     fail
34 59 arniml
+       skmbz   0
35
        jmp     fail
36 51 arniml
 
37
 
38
        ;; set IN0 to 0 and check that IL0 triggered
39
        ogi     0xe
40
        nop
41
        inil
42
        x       0
43
        skmbz   3
44
        jmp     fail
45 59 arniml
        skmbz   2               ; CKO
46 51 arniml
        jp      +
47
        jmp     fail
48 59 arniml
+       skmbz   0
49
        jp      +
50
        jmp     fail
51 51 arniml
+
52
 
53 59 arniml
        jmp     page_1
54
        org     0x040
55
page_1:
56 51 arniml
 
57
        ;; set IN3 to 0 and check that IL1 triggered
58
        ogi     0x6
59
        nop
60
        inil
61
        x       0
62
        skmbz   3
63
        jp      +
64
        jmp     fail
65 59 arniml
+       skmbz   2               ; CKO
66
        jp      +
67
        jmp     fail
68 51 arniml
+       skmbz   0
69
        jmp     fail
70
 
71
 
72
        ;; reload IN3 to trigger both IL latches
73
        ogi     0x9
74
        ogi     0x0
75
        nop
76
        inil
77
        x       0
78
        skmbz   3
79
        jp      +
80
        jmp     fail
81 59 arniml
+       skmbz   2               ; CKO
82
        jmp     fail
83
        skmbz   0
84 51 arniml
        jp      +
85
        jmp     fail
86
+
87
 
88
 
89
        ;; check that INIL prevents setting of IL latches
90
        ;; when both events occur at the same cycle
91
        ogi     0x9
92
        ogi     0x0
93
        inil
94
        x       0
95
        skmbz   3
96
        jmp     fail
97 59 arniml
        skmbz   2               ; CKO
98
        jmp     fail
99 51 arniml
        skmbz   0
100
        jmp     fail
101
 
102
 
103
        jmp     pass
104
 
105
 
106
        org     0x100
107
        include "pass_fail.asm"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.