OpenCores
URL https://opencores.org/ocsvn/tcp_socket/tcp_socket/trunk

Subversion Repositories tcp_socket

[/] [tcp_socket/] [trunk/] [chips2/] [README.rst] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jondawson
Chips
2
=====
3
 
4
Introduction
5
------------
6
 
7
Chips is a fast and simple way to design Logic Devices. You can think of
8
a Chips design as a network on a chip. Many C Programs are all executing in
9
parallel, streaming data between each other using fast on-chip connections.
10
 
11
The interface is simple, design components using C, and connect them together
12
to form a chip using a simple python API. Behind the scenes, chips will comvert
13
C programs into efficient verilog implementation based on interconnected Finite
14
State Machines, or custom CPUs.
15
 
16
Test
17
----
18
$ cd test_suite
19
$ test_c2verilog
20
 
21
Install
22
-------
23
$ sudo python setup install
24
 
25
To Prepare a Source Distribution
26
--------------------------------
27
$ python setup sdist
28
Distribution is contained in ./dist
29
 
30
To Create a Windows Distribution
31
--------------------------------
32
$ python setup bdist_wininst

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.