OpenCores
URL https://opencores.org/ocsvn/tcp_socket/tcp_socket/trunk

Subversion Repositories tcp_socket

[/] [tcp_socket/] [trunk/] [chips2/] [test_suite/] [.coverage] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 jondawson
}q(U collectorqU
coverage v3.4qUlinesq}q(U)/usr/share/pyshared/coverage/collector.pyq]q(KKKKKeU?/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/tokens.pyq]q      (KKKKKKK  KK
KKKKKKKKKKKK!K#K$K%K)K*K+K,K/K0K1K2K3K4K5K6K7K8K9K:K;KK?KAKBKEKFKGKIKLKMKNKPKSKTKUKWKXK[K\K]K_K`KcKdKeKfKgKjKlKmKpKqKrKsKtKvKyKzK{K}K~KKKKKKKKKKKKKKKKKKKKKKKKKeUA/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/__init__.pyq
2 4 jondawson
]qKaUB/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/allocator.pyq]q
(KKKKKK     K
3
KKK
KKKKKKKKKKKKKKKK K$K%K&K'K(K)K*K+K-K.K/eUF/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/verilog_speed.pyq]q(KKKKKKKKKKKKKKKK)K.K/K0K1K2K3K5K6K7K:K;K
4
MM
MMMMMMMMMMMMMMMM!M"M#M$M%M'M(M)M*M+M-M.M/M0M1M3M4M5M6M7M9M:M;M<M=M>M?M@MCMEMFMGMHMIMJMLMMMNMOMPMQMRMSMVMWMXMYMZM[M\M]M_M`MaMbMcMdMeMfMiMjMkMlMmMnMoMpMrMsMtMvMwMxMzM{M|M}MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM    M
5
MMM
MMMMMMMMeUA/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/builtins.pyq]q(KKKKKxeU0/media/sdb1/Projects/Chips-Demo/chips2/c2verilogq]q(KKKKKK      KK
KKKK!K"K#K$K%K(K)K*K+K,K.eU(/usr/share/pyshared/coverage/execfile.pyq]q(KKKKKK!K"K#K$K&K(K)K*K+K/K1K4K5K6K9KDKGKHeUE/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/verilog_area.pyq]q(KK
KKKKKKKKKKK K"K&K'K)K+K/K0K1K2K3K4K5K6K7K8K9K:K;KK?K@KBKCKDKEKGKHKJKNKOKPKQKRKSKTKUKVKWKXKYKZK\K]K_K`KbKcKeKfKhKiKkKlKnKoKqKrKtKuKwKxKyK{K|K}K~KKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKMMMMM M
6
MMM
MMMMMMMMMMMMMMM M!M"M$M%M'M(M)M*M+M-M/M1M2M5M6M:M;M<M=M>M@MBMCMDMEMFMHMJMKMMMNMPMQMSMTMUMVMWMXMZM[M_MaMbMcMdMeMfMgMhMiMkMlMmMnMoMqMrMsMtMuMvMwMzM{M~MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM      M
7
MMM
MMMMMMMMMMMMMMMM M!M#M$M%M'M(M)M*M+M,M.M/M0M1M2M3M4M6M7M8M9M:M;M<M=M>M?MAMBMCMDMEMFMGMHMIMJMLMMMNMOMPMQMRMSMTMUMWMXMYMZM[M\M]M^M`MaMbMcMdMeMfMgMiMqMxMyMzM{M|M}M~MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM
MMMMMMMMMMMMMMMMMeUC/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/parse_tree.pyq]q(KKKKKKKK
KKKKKKKK"K$K%K&K'K(K)K*K+K,K-K.K/K0K1K3K4K5K6K7K8K9K:KM?M@MAMCMDMEMFMGMIMJMSMTMUMVMWMXMYMZM[M]M^M_M`MbMcMdMeMfMpMqMsMtMvMwMxMyMzM{M|M}MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM    M
8 2 jondawson
MMMMMMMMMMMMMMMMMMM M"M#M$M%M&M'M(M)M*M,M-M.M/M0M1M2M3M4M5M6M7M8M9M:M;M<M=M>M?M@MAMBMCMDMEMGMHMIMJMKMLMMMNMPMQMRMSMTMUMVMXMYMZM[M\M]M^M_MaMcMeMfMgMiMjMkMlMmMoMqMrMsMtMuMvMwMxMzM{M|M}M~MMMMMMMMMMMMMMMMMMMMMMMMMMMMMeUB/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/optimizer.pyq]q(KKKKKKKKKKKKKKKKKKKK K"K#K$K&K(K)K*K+K,K-K.K0K1K2K3K4K5K6K8K:K=K>K?K@KAKBKEKFKGKHKKKLKMKNKOKQKSKUKWK[K\K]K_KcKdKeKfKgKiKmKnKpKqKsKtKvKwKyK}K~KKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKeU'/usr/share/pyshared/coverage/control.pyq]qMeaU8/media/sdb1/Projects/Chips-Demo/chips2/chips/__init__.pyq]qKaUA/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/compiler.pyq ]q!(KKKKKK	KKK
KKKKKKKKKKKKKK K!K"K#K$K%K&K'K(K)K*K+K,K-K.K/K0K5K6K7K8K9K:K;K>K?K@KAKBKCKDKEKFKGKHKIKJKKKLKNKOKPKQKTeUC/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/exceptions.pyq"]q#(KKKKKKK        K
9
KKeU?/media/sdb1/Projects/Chips-Demo/chips2/chips/compiler/parser.pyq$]q%(KKKKKKK       KK
KKKKKKKKKKKKKKKKKK K"K#K$K&K'K)K*K,K-K.K/K2K3K4K6K8K9K:K;K
10
MMM
MMMMMMMMMMMMMMMM M"M#M$M%M&M'M(M)M*M,M-M.M/M0M1M3M4M5M6M7M8M9M:M;M<M>M@MAMBMCMDMEMFMHMIMJMLMMMOMPMQMRMSMTMUMVMWMXMZM[M\M]M^M_M`MaMcMdMeMgMiMjMkMlMmMnMoMpMqMrMsMtMuMwMxMyMzM{M|M}M~MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM     M
11 4 jondawson
MM
MMMMMMMMMMMMMMMM M!M"M#M%M'M(M*M+M,M-M.M0M2M3M5M6M7M8M9M;M<M=M>M?MBMCMDMEMFMGMHMIMJMLMMMNMOMPMQMRMTMUMVMWMXMYMZM[M]M_M`MaMbMcMdMeMfMgMhMiMjMkMlMmMnMoMqMsMtMuMvMwMxMyMzM|M~MMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMMM    M
12
MMMMMMMMMMMMMM M!M"M#M$M%M&M'M(M*M,M-M.M/M0M1M3M4euu.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.