1 |
49 |
robfinch |
// ============================================================================
|
2 |
|
|
// __
|
3 |
|
|
// \\__/ o\ (C) 2017-2018 Robert Finch, Waterloo
|
4 |
|
|
// \ __ / All rights reserved.
|
5 |
|
|
// \/_// robfinch<remove>@finitron.ca
|
6 |
|
|
// ||
|
7 |
|
|
//
|
8 |
|
|
// FT64_config.vh
|
9 |
|
|
//
|
10 |
|
|
// This source file is free software: you can redistribute it and/or modify
|
11 |
|
|
// it under the terms of the GNU Lesser General Public License as published
|
12 |
|
|
// by the Free Software Foundation, either version 3 of the License, or
|
13 |
|
|
// (at your option) any later version.
|
14 |
|
|
//
|
15 |
|
|
// This source file is distributed in the hope that it will be useful,
|
16 |
|
|
// but WITHOUT ANY WARRANTY; without even the implied warranty of
|
17 |
|
|
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
18 |
|
|
// GNU General Public License for more details.
|
19 |
|
|
//
|
20 |
|
|
// You should have received a copy of the GNU General Public License
|
21 |
|
|
// along with this program. If not, see <http://www.gnu.org/licenses/>.
|
22 |
|
|
//
|
23 |
|
|
// ============================================================================
|
24 |
|
|
//
|
25 |
51 |
robfinch |
`define SIM 1'b1
|
26 |
49 |
robfinch |
//`define SUPPORT_SMT 1'b1
|
27 |
|
|
//`define DEBUG_LOGIC 1'b1
|
28 |
|
|
|
29 |
|
|
`define AMSB 31
|
30 |
|
|
`define ABITS `AMSB:0
|
31 |
52 |
robfinch |
`define QBITS 3:0
|
32 |
53 |
robfinch |
`define QENTRIES 10 // changing this still requires changing code in FT64.
|
33 |
49 |
robfinch |
`define XBITS 7:0
|
34 |
|
|
|
35 |
|
|
//`define SUPPORT_DBG 1'b1
|
36 |
|
|
`define FULL_ISSUE_LOGIC 1'b1
|
37 |
|
|
|
38 |
|
|
`define WAYS 2 // number of ways parallel (not working yet)
|
39 |
|
|
`define NUM_IDU 2 // number of instruction decode units (1-3)
|
40 |
|
|
`define NUM_ALU 2 // number of ALU's (1-2)
|
41 |
|
|
`define NUM_MEM 2 // number of memory queues (1-3)
|
42 |
51 |
robfinch |
`define NUM_FPU 2 // number of floating-point units (0-2)
|
43 |
49 |
robfinch |
`define NUM_CMT 2 // number of commit busses (1-2)
|
44 |
|
|
// Comment out the following to remove FCU enhancements (branch predictor, BTB, RSB)
|
45 |
|
|
`define FCU_ENH 1
|
46 |
|
|
// Comment out the following to remove bypassing logic on the functional units
|
47 |
|
|
`define FU_BYPASS 1
|
48 |
|
|
|
49 |
|
|
// These are unit availability settings at reset.
|
50 |
|
|
`define ID1_AVAIL 1'b1
|
51 |
|
|
`define ID2_AVAIL 1'b1
|
52 |
|
|
`define ID3_AVAIL 1'b0
|
53 |
|
|
`define ALU0_AVAIL 1'b1
|
54 |
|
|
`define ALU1_AVAIL 1'b1
|
55 |
|
|
`define FPU1_AVAIL 1'b1
|
56 |
|
|
`define FPU2_AVAIL 1'b0
|
57 |
|
|
`define MEM1_AVAIL 1'b1
|
58 |
|
|
`define MEM2_AVAIL 1'b1
|
59 |
|
|
`define MEM3_AVAIL 1'b0
|
60 |
|
|
`define FCU_AVAIL 1'b1
|
61 |
|
|
|
62 |
|
|
// Comment out to remove the write buffer from the core.
|
63 |
|
|
`define HAS_WB 1'b1
|
64 |
|
|
`define WB_DEPTH 8 // must be one more than desired depth
|
65 |
51 |
robfinch |
|
66 |
|
|
// Uncomment to allow SIMD operations
|
67 |
52 |
robfinch |
`define SIMD 1'b1
|
68 |
|
|
|
69 |
|
|
// Comment the following to disable registering the output of instruction decoders.
|
70 |
53 |
robfinch |
// Inline decoding should not be registered.
|
71 |
|
|
`define REGISTER_DECODE 1'b1
|
72 |
|
|
//`define INLINE_DECODE 1'b1
|