OpenCores
URL https://opencores.org/ocsvn/timerocd/timerocd/trunk

Subversion Repositories timerocd

[/] [timerocd/] [trunk/] [xilinx/] [TimerOCD/] [ipcore_dir/] [timerCT_memblk.vho] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 dewhisna
--------------------------------------------------------------------------------
2
--    This file is owned and controlled by Xilinx and must be used solely     --
3
--    for design, simulation, implementation and creation of design files     --
4
--    limited to Xilinx devices or technologies. Use with non-Xilinx          --
5
--    devices or technologies is expressly prohibited and immediately         --
6
--    terminates your license.                                                --
7
--                                                                            --
8
--    XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY    --
9
--    FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY    --
10
--    PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE             --
11
--    IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS      --
12
--    MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY      --
13
--    CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY       --
14
--    RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY       --
15
--    DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE   --
16
--    IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR          --
17
--    REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF         --
18
--    INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A   --
19
--    PARTICULAR PURPOSE.                                                     --
20
--                                                                            --
21
--    Xilinx products are not intended for use in life support appliances,    --
22
--    devices, or systems.  Use in such applications are expressly            --
23
--    prohibited.                                                             --
24
--                                                                            --
25
--    (c) Copyright 1995-2015 Xilinx, Inc.                                    --
26
--    All rights reserved.                                                    --
27
--------------------------------------------------------------------------------
28
 
29
--------------------------------------------------------------------------------
30
--    Generated from core with identifier: xilinx.com:ip:blk_mem_gen:7.3      --
31
--                                                                            --
32
--    The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port    --
33
--    Block Memory and Single Port Block Memory LogiCOREs, but is not a       --
34
--    direct drop-in replacement.  It should be used in all new Xilinx        --
35
--    designs. The core supports RAM and ROM functions over a wide range of   --
36
--    widths and depths. Use this core to generate block memories with        --
37
--    symmetric or asymmetric read and write port widths, as well as cores    --
38
--    which can perform simultaneous write operations to separate             --
39
--    locations, and simultaneous read operations from the same location.     --
40
--    For more information on differences in interface and feature support    --
41
--    between this core and the Dual Port Block Memory and Single Port        --
42
--    Block Memory LogiCOREs, please consult the data sheet.                  --
43
--------------------------------------------------------------------------------
44
 
45
-- The following code must appear in the VHDL architecture header:
46
 
47
------------- Begin Cut here for COMPONENT Declaration ------ COMP_TAG
48
COMPONENT timerCT_memblk
49
  PORT (
50
    clka : IN STD_LOGIC;
51
    ena : IN STD_LOGIC;
52
    wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
53
    addra : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
54
    dina : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
55
    clkb : IN STD_LOGIC;
56
    enb : IN STD_LOGIC;
57
    addrb : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
58
    doutb : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
59
  );
60
END COMPONENT;
61
-- COMP_TAG_END ------ End COMPONENT Declaration ------------
62
 
63
-- The following code must appear in the VHDL architecture
64
-- body. Substitute your own instance name and net names.
65
 
66
------------- Begin Cut here for INSTANTIATION Template ----- INST_TAG
67
your_instance_name : timerCT_memblk
68
  PORT MAP (
69
    clka => clka,
70
    ena => ena,
71
    wea => wea,
72
    addra => addra,
73
    dina => dina,
74
    clkb => clkb,
75
    enb => enb,
76
    addrb => addrb,
77
    doutb => doutb
78
  );
79
-- INST_TAG_END ------ End INSTANTIATION Template ------------
80
 
81
-- You must compile the wrapper file timerCT_memblk.vhd when simulating
82
-- the core, timerCT_memblk. When compiling the wrapper file, be sure to
83
-- reference the XilinxCoreLib VHDL simulation library. For detailed
84
-- instructions, please refer to the "CORE Generator Help".
85
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.