URL https://opencores.org/ocsvn/tinyvliw8/tinyvliw8/trunk

Subversion Repositories tinyvliw8

[/] [tinyvliw8/] [trunk/] [design/] [AlteraDK1/] [dataMem.qip] - Blame information for rev 9

Details | Compare with Previous | View Log


set_global_assignment -name IP_TOOL_NAME "RAM: 1-PORT"
set_global_assignment -name IP_TOOL_VERSION "11.1"
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "dataMem.vhd"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "dataMem_inst.vhd"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "dataMem.cmp"]

Line No.	Rev	Author	Line
1	9	steckol	`set_global_assignment -name IP_TOOL_NAME "RAM: 1-PORT"`
2			`set_global_assignment -name IP_TOOL_VERSION "11.1"`
3			`set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "dataMem.vhd"]`
4			`set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "dataMem_inst.vhd"]`
5			`set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "dataMem.cmp"]`

Browse

Tools

Subversion Repositories tinyvliw8

[/] [tinyvliw8/] [trunk/] [design/] [AlteraDK1/] [dataMem.qip] - Blame information for rev 9